 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| preliminary product information this document contains information for a new product. cirrus logic reserves the right to modify this product without notice. 1 copyright ? cirrus logic, inc. 2002 (all rights reserved) p.o. box 17847, austin, texas 78760 (512) 445 7222 fax: (512) 445 7581 http://www.cirrus.com cs4202 audio codec ?97 with headphone amplifier features ac ?97 2.2 compliant exceeds the microsoft ? pc 2001 audio performance requirements integrated high-performance headphone amplifier on-chip pll for use with external clock sources integrated high-performance microphone pre-amplifier automatic jack sense through gpio bios-driver interface for audio feature configuration through software s/pdif digital audio output i 2 s serial digital outputs enable cost effective six channel applications independent simultaneous s/pdif and six channel audio playback 20-bit stereo digital-to-analog converters 18-bit stereo analog-to-digital converters sample rate converters three analog line-level stereo inputs high quality pseudo-differential cd input two analog line-level mono inputs dual microphone inputs stereo and mono line-level outputs extensive power management support description the cs4202 is an ac ?97 2.2 compliant stereo audio co- dec designed for pc multimedia systems. it uses industry leading delta-sigma and mixed signal technolo- gy. this advanced technology and these features are designed to help enable the design of pc 99 and pc 2001 compliant high-quality audio systems for desk- top, portable, and entertainment pcs. coupling the cs4202 with a pci audio accelerator or core logic supporting the ac ?97 interface implements a cost effective, superior quality audio solution. the cs4202 surpasses pc 99, pc 2001, and ac ?97 2.2 au- dio quality standards. ordering info CS4202-JQ 48-pin tqfp 9x9x1.4 mm ac '97 registers line cd aux video mic1 mic2 phone pc_beep line_out hp_out mono_out analog input mux and output mixer ac-link and ac '97 registers pcm_data gain / mute controls input mux output mixer mixer / mux selects ac- link pwr mgt test sync bit_clk sdata_out sdata_in reset# pcm_data src src id0# id1# gpio, s/pdif serial data port eapd spdif_out gpio[4:0] sdout,lrclk,sclk 18 bit adc 20 bit dac input mixer may ?02 ds549pp1
cs4202 2 ds549pp1 table of contents 1. characteristics and specifications ........................................................................ 6 analog characteristics ................................................................................................ 6 absolute maximum ratings ........................................................................................... 7 recommended operating conditions ....................................................................... 7 ac ?97 serial port timing................................................................................................. 9 2. general description ..................................................................................................... 12 2.1 ac-link ..................................................................................................................... ....... 12 2.2 control registers ............................................................................................................ .13 2.3 sample rate converters .................................................................................................. 13 2.4 mixers ...................................................................................................................... ........ 13 2.5 input mux .................................................................................................................... ..... 13 2.6 volume control ............................................................................................................... .13 3. ac-link frame definition .............................................................................................. 15 3.1 ac-link serial data output frame .................................................................................. 16 3.1.1 serial data output slot tags (slot 0)............................................................................. 16 3.1.2 command address port (slot 1) .................................................................................... 16 3.1.3 command data port (slot 2).......................................................................................... 17 3.1.4 pcm playback data (slots 3-4,6-11) ............................................................................. 17 3.1.5 gpio pin control (slot12).............................................................................................. 17 3.2 ac-link serial data input frame ..................................................................................... 18 3.2.1 serial data input slot tag bits (slot 0) ........................................................................ 18 3.2.2 status address port (slot 1) .......................................................................................... 18 3.2.3 status data port (slot 2) ................................................................................................ 19 3.2.4 pcm capture data (slot 3-4,6-8,11).............................................................................. 19 3.2.5 gpio pin status (slot 12) ............................................................................................. 19 3.3 ac-link protocol violation - loss of sync ..................................................................... 20 4. register interface ..................................................................................................... 21 4.1 reset register (index 00h) .............................................................................................. 22 4.2 analog mixer output volume registers (index 02h - 04h) .............................................. 22 4.3 mono volume register (index 06h) .................................................................................. 23 4.4 pc_beep volume register (i ndex 0ah) .......................................................................... 23 contacting cirrus logic support for a complete listing of direct sales, distributor, and sales representative contacts, visit the cirrus logic web site at: http://www.cirrus.com/corporate/contacts/sales.cfm important notice "preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "advan ce" product infor- mation describes products that are in development and subject to development changes. cirrus logic, inc. and its subsidiaries ("cirrus") believe th at the infor- mation contained in this document is accurate and reliable. however, the information is subject to change without notice and is provided "as is" witho ut warranty of any kind (express or implied). customers are advised to obtain the latest version of relevant information to verify, before placing orders, that in formation being relied on is current and complete. all products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, inclu ding those pertaining to warranty, patent infringement, and limitation of liability. no responsibility is assumed by cirrus for the use of this information, in cluding use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. this document is the prop erty of cirrus and by furnishing this information, cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the info rmation only for use within your organization with respect to cirrus integrated circuits or other parts of cirrus. this consent does not extend to other copying suc h as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. an export permit needs to be obtained from the competent authorities of the japanese government if any of the products or technologies described in thi sma- terial and controlled under the "foreign exchange and foreign trade law" is to be exported or taken out of japan. an export license and/or quota needs to be obtained from the competent authorities of the chinese government if any of the products or technologies described in this material is subject to the p rc foreign trade law and is to be exported or taken out of the prc. certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("critical applications"). cirrus products are not designed, authorized, or warrant- ed to be suitable for use in life-support devices or systems or other critical applications. inclusion of cirrus products in such applications is understood to be fully at the customer's risk. cirrus logic, cirrus, and the cirrus logic logo designs are trademarks of cirrus logic, inc. all other brand and product names in this document may be tr ade- marks or service marks of their respective owners. cs4202 ds549pp1 3 4.5 phone volume register (index 0ch) ................................................................................ 23 4.6 microphone volume register (index 0eh)........................................................................ 24 4.7 analog mixer input gain registers (index 10h - 18h) ...................................................... 25 4.8 input mux select register (index 1ah) ............................................................................. 26 4.9 record gain register (index 1ch) ................................................................................... 27 4.10 general purpose register (index 20h) ......................................................................... 28 4.11 powerdown control/status register (index 26h) ........................................................... 29 4.12 extended audio id register (index 28h) ........................................................................ 30 4.13 extended audio status/control register (index 2ah) .................................................... 31 4.14 audio sample rate control registers (index 2ch - 32h)............................................... 32 4.15 s/pdif control register (index 3ah) ............................................................................. 33 4.16 extended modem id register (index 3ch) .................................................................... 34 4.17 extended modem status/control register (index 3eh) ................................................. 34 4.18 gpio pin configuration register (index 4ch)................................................................ 34 4.19 gpio pin polarity/type configuration register (index 4eh) .......................................... 35 4.20 gpio pin sticky register (index 50h) ............................................................................ 35 4.21 gpio pin wakeup mask register (index 52h) ............................................................... 36 4.22 gpio pin status register (index 54h)............................................................................ 36 4.23 ac mode control register (index 5eh) .......................................................................... 36 4.24 misc. crystal control register (index 60h) ..................................................................... 38 4.25 serial port control register (index 6ah) ........................................................................ 39 4.26 bios-driver interface control registers (index 70h - 72h) ............................................ 40 4.27 bios-driver interface status register (index 7ah) ........................................................ 40 4.28 vendor id1 register (index 7ch) ................................................................................... 41 4.29 vendor id2 register (index 7eh) ................................................................................... 41 5. serial data ports ........................................................................................................... 42 5.1 overview .................................................................................................................... ...... 42 5.2 multi-channel expansion ................................................................................................. 42 5.3 serial data formats ......................................................................................................... 43 6. sony/philips digital interface (s/pdif) ................................................................... 44 7. exclusive functions ...................................................................................................... 44 8. power management ....................................................................................................... 45 8.1 ac ?97 reset modes ........................................................................................................ 45 8.1.1 cold reset .......................................................................................................... 45 8.1.2 warm reset ........................................................................................................ 45 8.1.3 new warm reset ................................................................................................ 45 8.1.4 register reset .................................................................................................... 45 8.2 powerdown controls ....................................................................................................... 46 9. clocking ..................................................................................................................... ........ 48 9.1 pll operation (external clock) ....................................................................................... 48 9.2 24.576 mhz crystal operation ........................................................................................ 48 9.3 secondary codec operation ........................................................................................... 48 10. analog hardware description ............................................................................... 50 10.1 analog inputs ............................................................................................................... .. 50 10.1.1 line inputs ........................................................................................................ 50 10.1.2 cd input ............................................................................................................ 50 10.1.3 microphone inputs ............................................................................................ 50 10.1.4 pc beep input ................................................................................................... 51 10.1.5 phone input ....................................................................................................... 51 10.2 analog outputs .............................................................................................................. 51 10.2.1 stereo outputs .................................................................................................. 51 10.2.2 mono output ..................................................................................................... 52 10.3 miscellaneous analog signals ....................................................................................... 52 10.4 power supplies .............................................................................................................. 52 cs4202 4 ds549pp1 10.5 reference design .......................................................................................................... 53 11. grounding and layout .............................................................................................. 54 12. pin descriptions ........................................................................................................ 56 13. parameter and term definitions ............................................................................ 62 14. reference design ................................................................................................... 64 15. references .................................................................................................................. .... 65 16. package dimensions ..................................................................................................... 66 list of figures figure 1. power up timing.......................................................................................................... .. 10 figure 2. codec ready from start-up or fault condition .............................................................. 10 figure 3. clocks ................................................................................................................. ........... 10 figure 4. data setup and hold...................................................................................................... 1 1 figure 5. pr4 powerdown and warm reset ................................................................................ 11 figure 6. test mode ............................................................................................................... ....... 11 figure 7. ac-link connections..................................................................................................... .. 12 figure 8. cs4202 mixer diagram.................................................................................................. 14 figure 9. ac-link input and output framing.................................................................................. 15 figure 10. serial data port: six channel circuit ........................................................................... 42 figure 11. serial data format 0 (i2s) ........................................................................................... 43 figure 12. serial data format 1 (left justified) ............................................................................ 43 figure 13. serial data format 2 (right justified, 20-bit data) ....................................................... 43 figure 14. serial data format 3 (right justified, 16-bit data) ....................................................... 43 figure 15. s/pdif output.......................................................................................................... .... 44 figure 16. pll external loop filter............................................................................................... 48 figure 17. external crystal....................................................................................................... ..... 49 figure 18. line input (replicate for video and aux) .................................................................... 50 figure 19. differential 1 vrms cd input ...................................................................................... 50 figure 20. microphone input ....................................................................................................... .. 51 figure 21. pc_beep input.......................................................................................................... .. 51 figure 22. modem connection ...................................................................................................... 5 1 figure 23. line out and headphone out setup............................................................................ 52 figure 24. line out/headphone out setup................................................................................... 52 figure 25. +5v analog voltage regulator..................................................................................... 53 figure 26. conceptual layout for the cs4202 when in xtal or osc clocking modes ............... 55 figure 27. pin locations for the cs4202 ...................................................................................... 56 figure 28. cs4202 reference design .......................................................................................... 64 cs4202 ds549pp1 5 list of tables table 1. register overview for the cs4202 ..................................................................... 21 table 2. analog mixer output attenuation........................................................................ 22 table 3. microphone input gain values ........................................................................... 24 table 4. analog mixer input gain values ......................................................................... 25 table 5. analog mixer input gain register index ............................................................. 25 table 6. input mux selection ............................................................................................ 26 table 7. record gain values ...........................................................................................27 table 8. slot mapping for the cs4202 ............................................................................. 30 table 9. slot assignment defaults ................................................................................... 30 table 10. directly supported src sample rates for the cs4202................................... 32 table 11. gpio input/output configurations.................................................................... 35 table 12. serial data format selection............................................................................ 39 table 13. device id with corresponding part number..................................................... 41 table 14. serial data formats and compatible dacs for the cs4202 ............................ 43 table 15. powerdown pr bit functions ........................................................................... 46 table 16. powerdown pr function matrix for the cs4202 ..............................................47 table 17. power consumption by powerdown mode for the cs4202 ............................. 47 table 18. clocking configurations for the cs4202 .......................................................... 49 cs4202 6 ds549pp1 1. characteristics and specifications analog characteristics (standard test conditions unless otherwise noted: t ambient = 25 c, avdd = 5.0 v 5%, dvdd = 3.3 v 5%; 1 khz input sine wave; sample frequency, fs = 48 khz; z al =100 k ?/ 1000 pf load for mono and line outputs; c dl = 18 pf load (note 1); measurement bandwidth is 20 hz - 20 khz, 18-bit linear coding for adc functions, 20-bit linear coding for dac functions; mixer registers set for unity gain. notes: 1. z al refers to the analog output pin loading and c dl refers to the digital output pin loading. 2. parameter definitions are given in section 13 , parameter and term definitions . 3. path refers to the signal path used to generate this data. these paths are defined in section 13, parameter and term definitions . 4. this specification is guaranteed by silicon characterization; it is not production tested. parameter (note 2) symbol path (note 3) CS4202-JQ unit min typ max full scale input voltage line inputs mic inputs (10db = 0, 20db = 0) mic inputs (10db = 1, 20db = 0) mic inputs (10db = 0, 20db = 1) mic inputs (10db = 1, 20db = 1) a-d a-d a-d a-d a-d 0.91 0.91 0.283 0.091 0.0283 1.00 1.00 0.315 0.10 0.0315 - - - - - v rms v rms v rms v rms v rms full scale output voltage line and mono outputs headphone output d-a d-a 0.91 - 1.0 1.4 1.13 - v rms v rms frequency response (note 4) analog ac = 0.25 db dac ac=0.25db adc ac=0.25db fr a-a d-a a-d 20 20 20 - - - 20,000 20,000 20,000 hz hz hz dynamic range stereo analog inputs to line_out mono analog input to line_out dac dynamic range adc dynamic range dr a-a a-a d-a a-d 90 85 85 85 95 90 90 90 - - - - db fs a db fs a db fs a db fs a dac snr (-20 db fs input w/ ccir-rms filter on output) snr d-a - 70 - db total harmonic distortion + noise (-3 db fs input signal): line output headphone output dac adc (all inputs) thd+n a-a a-a d-a a-d - - - - -90 -75 -87 -84 -80 -70 -80 -80 db fs db fs db fs db fs power supply rejection ratio (1 khz, 0.5 v rms w/ 5 v dc offset) (note 4) 40 60 - db interchannel isolation 70 87 - db spurious tone (note 4) - -100 - db fs input impedance (note 4) 10 - - k ? cs4202 ds549pp1 7 analog characteristics (continued) mixer characteristics absolute maximum ratings (avss1 = avss2 = dvss1 = dvss2 = 0 v) recommended operating conditions (avss1 = avss2 = dvss1 = dvss2 = 0 v) parameter (note 2) symbol path (note 3) CS4202-JQ unit min typ max external load impedance line output, mono output headphone output 10 32 - - - - k ? ? output impedance line output, mono output headphone output (note 4) - - 730 0.8 - - ? ? input capacitance (note 4) - 5 - pf vrefout 2.3 2.4 2.5 v parameter min typ max unit mixer gain range span pc beep line in, aux, cd, video, mic1, mic2, phone mono out, line out, headphone out adc gain - - - - 45.0 46.5 46.5 22.5 - - - - db db db db step size all volume controls except pc beep pc beep - - 1.5 3.0 - - db db parameter min typ max unit power supplies +3.3 v digital +5 v digital analog -0.3 -0.3 -0.3 - - - 5.5 5.5 5.5 v v v total power dissipation (supplies, inputs, outputs) - - 1.25 w input current per pin (except supply pins) -10 - 10 ma output current per pin (except supply pins) -15 - 15 ma analog input voltage -0.3 - avdd+ 0.3 v digital input voltage -0.3 - dvdd + 0.3 v ambient temperature (power applied) 0 - 70 c storage temperature -65 - 150 c parameter symbol min typ max unit power supplies +3.3 v digital +5 v digital analog dvdd1, dvdd2 dvdd1, dvdd2 avdd1, avdd2 3.135 4.75 4.75 3.3 5 5 3.465 5.25 5.25 v v v operating ambient temperature 0 - 70 c cs4202 8 ds549pp1 digital characteristics (avss1 = avss2 = dvss1 = dvss2 = 0 v) parameter symbol min typ max unit dvdd = 3.3v low level input voltage v il --0.80v high level input voltage v ih 2.15 - - v high level output voltage v oh 3.00 3.25 - v low level output voltage v ol -0.030.35v input leakage current (ac-link inputs) -10 - 10 a output leakage current (tri-stated ac-link outputs) -10 - 10 a output buffer drive current bit_clk, sdata_in spdif_out eapd/sclk, gpio0/lrclk, gpio1/sdout, gpio2, gpio3, gpio4/sdo2 (note 4) - - - 72 24 4 - - - ma ma ma dvdd = 5.0 v low level input voltage v il --0.80v high level input voltage v ih 3.25 - - v high level output voltage v oh 4.50 4.95 - v low level output voltage v ol -0.030.35v input leakage current (ac-link inputs) -10 - 10 a output leakage current (tri-stated ac-link outputs) -10 - 10 a output buffer drive current bit_clk, sdata_in spdif_out eapd/sclk, gpio0/lrclk, gpio1/sdout, gpio2, gpio3, gpio4/sdo2 (note 4) - - - 72 24 4 - - - ma ma ma cs4202 ds549pp1 9 ac ?97 serial port timing standard test conditions unless otherwise noted: t ambient = 25 c, avdd = 5.0 v, dvdd = 3.3 v; c l = 55 pf load. parameter symbol min typ max unit reset timing reset# active low pulse width t rst_low 1.0 - - s reset# inactive to bit_clk start-up delay (xtl mode) (osc mode) (pll mode) t rst2clk - - - 4.0 4.0 2.5 - - - s s ms 1st sync active to codec ready ?set? t sync2crd -62.5- s vdd stable to reset# inactive t vdd2rst# 100 - - s clocks bit_clk frequency f clk - 12.288 - mhz bit_clk period t clk_period -81.4-ns bit_clk output jitter (depends on xtl_in source) - - 750 ps bit_clk high pulse width t clk_high 36 40.7 45 ns bit_clk low pulse width t clk_low 36 40.7 45 ns sync frequency f sync -48-khz sync period t sync_period -20.8- s sync high pulse width t sync_high -1.3- s sync low pulse width t sync_low -19.5- s data setup and hold output propagation delay from rising edge of bit_clk t co 81012ns input setup time from falling edge of bit_clk t isetup 10 - - ns input hold time from falling edge of bit_clk t ihold 0- -ns input signal rise time t irise 2-6ns input signal fall time t ifall 2-6ns output signal rise time (note 4) t orise 246ns output signal fall time (note 4) t ofall 246ns misc. timing parameters end of slot 2 to bit_clk, sdata_in low (pr4) t s2_pdown - 0.285 1.0 s sync pulse width (pr4) warm reset t sync_pr4 1.0 - - s sync inactive (pr4) to bit_clk start-up delay t sync2clk 162.8 285 - ns setup to trailing edge of reset# (ate test mode) (note 4) t setup2rst 15 - - ns rising edge of reset# to hi-z delay (note 4) t off - - 25 ns cs4202 10 ds549pp1 bit_clk t rst_low t rst2clk t vdd2rst# vdd reset# figure 1. power up timing figure 2. codec ready from start-up or fault condition bit_clk t sync2crd codec_ready sync figure 3. clocks bit_clk sync t irise t ifall t orise t ifall t clk_high t clk_low t sync_high t sync_low t sync_period t clk_period cs4202 ds549pp1 11 bit_clk t isetup t ihold t co sdata_out, sync sdata_in figure 4. data setup and hold bit_clk t s2_pdown sdata_in sdata_out sync writeto0x20 datapr4 don'tcare slot 1 slot 2 sync_pr4 sync2clk t t figure 5. pr4 powerdown and warm reset reset# sdata_out, sync t setup2rst sdata_in, t off bit_clk hi-z figure 6. test mode cs4202 12 ds549pp1 2. general description the cs4202 is a mixed-signal serial audio codec with integrated headphone power amplifier com- pliant with the intel ? audio codec ?97 specifica- tion , revision 2.2 [6] (referred to as ac ?97). it is designed to be paired with a digital controller, typ- ically located on the pci bus or integrated within the system core logic chip set. the controller is re- sponsible for all communications between the cs4202 and the remainder of the system. the cs4202 contains two distinct functional sections: digital and analog. the digital section includes the ac-link interface, s/pdif interface, serial data port, gpio, power management support, and sam- ple rate converters (srcs). the analog section in- cludes the analog input multiplexer (mux), stereo input mixer, stereo output mixer, mono output mix- er, headphone amplifier, stereo analog-to-digital converters (adcs), stereo digital-to-analog con- verters (dacs), and their associated volume con- trols. 2.1 ac-link all communication with the cs4202 is established with a 5-wire digital interface to the controller called the ac-link. this interface is shown in figure 7. all clocking for the serial communication is synchronous to the bit_clk signal. bit_clk is generated by the primary audio codec and is used to clock the controller and any secondary audio co- decs. both input and output ac-link audio frames are organized as a sequence of 256 serial bits form- ing13groupsreferredtoas?slots?.duringeachau- dio frame, data is passed bi-directionally between the cs4202 and the controller. the input frame is driven from the cs4202 on the sdata_in line. the output frame is driven from the controller on the sdata_out line. the controller is also re- sponsible for issuing reset commands via the re- set# signal. following a cold reset, the cs4202 is responsible for notifying the controller that it is ready for operation after synchronizing its internal functions. the cs4202 ac-link signals must use the same digital supply voltage as the controller, ei- ther +5 v or +3.3 v. see section 3, ac-link frame definition , for detailed ac-link information. codec sync bit_clk sdata_out sdata_in reset# digital ac'97 controller ac'97 figure 7. ac-link connections cs4202 ds549pp1 13 2.2 control registers the cs4202 contains a set of ac ?97 compliant control registers, and a set of cirrus logic defined control registers. these registers control the basic functions and features of the cs4202. read access- es of the control registers by the ac ?97 controller are accomplished with the requested register index in slot 1 of a sdata_out frame. the following sdata_in frame will contain the read data in slot 2. write operations are similar, with the register in- dex in slot 1 and the write data in slot 2 of a sdata_out frame. the function of each input and output frame is detailed in section 3, ac-link frame definition . individual register descriptions are found in section 4, register interface . 2.3 sample rate converters the sample rate converters (src) provide high ac- curacy digital filters supporting sample frequencies other than 48 khz to be captured from the cs4202 or played from the controller. ac ?97 requires sup- port for two audio rates (44.1 and 48 khz). in addi- tion, the intel ? i/o controller hub (ichx) specification [9] requires support for five more au- dio rates (8, 11.025, 16, 22.05, and 32 khz). the cs4202 supports all these rates, as shown in table 10 on page 32. 2.4 mixers the cs4202 input and output mixers are illustrated in figure 8. the stereo input mixer sums together the analog inputs to the cs4202 according to the settings in the volume control registers. the stereo output mixer sums the output of the stereo input mixer with the pc_beep and phone signals. the stereo output mix is then sent to the line_out and hp_out pins of the cs4202. the mono out- put mixer generates a monophonic sum of the left and right audio channels from the stereo input mix- er. the mono output mix is then sent to the mono_out pin on the cs4202. 2.5 input mux the input multiplexer controls which analog input is sent to the adcs. the output of the input mux is converted to stereo 18-bit digital pcm data and transmitted to the controller by means of the ac-link sdata_in signal. 2.6 volume control the cs4202 volume registers control analog input levels to the input mixer and analog output levels, including the master volume level. the pc_beep volume control uses 3 db steps with a range of 0 db to -45 db attenuation. all other analog volume con- trols use 1.5 db steps. the analog inputs have a mixing range of +12 db signal gain to -34.5 db sig- nal attenuation. the analog output volume controls have a range of 0 db to -46.5 db attenuation for line_out, hp_out and mono_out. cs4202 14 ds549pp1 vol mute vol mute vol mute vol vol mute vol vol vol mute boost 1/2 output buffer headphone amplifier output buffer vol vol adc input mux vol adc mute pcm_out pc_beep phone mic1 mic2 line cd video aux analog stereo input mixer analog stereo output mixer master volume headphone volume mono volume mono out select stereo to mono mixer main adc gain main a/d converters mic select mono out line out pcm_in dac main d/a converters 1/2 stereo to mono mixer mute mute mute headphone out vol mute mute mute dac direct mode pc beep bypass mono mix select figure 8. cs4202 mixer diagram cs4202 ds549pp1 15 3. ac-link frame definition the ac-link is a bi-directional serial port with data organized into frames consisting of one 16-bit and twelve 20-bit time-division multiplexed slots. slot 0 is a special reserved time slot containing 16-bits which are used for ac-link protocol infra- structure. slots 1 through 12 contain audio or con- trol/status data. both the serial data output and input frames are defined from the controller per- spective, not from the cs4202 perspective. the controller synchronizes the beginning of a frame with the assertion of the sync signal. figure 9 shows the position of each bit location within the frame. the first bit position in a new se- rial data frame is f0 and the last bit position in the serial data frame is f255. when sync goes active (high) and is sampled active by the cs4202 (on the falling edge of bit_clk), both devices are syn- chronized to a new serial data frame. the data on the sdata_out pin at this clock edge is the final bit of the previous frame?s serial data. on the next rising edge of bit_clk, the first bit of slot 0 is driven by the controller on the sdata_out pin. on the next falling edge of bit_clk, the cs4202 latches this data in as the first bit of the frame. 20.8 s (48 khz) tag phase data phase 12.288 mhz 81.4 ns sync bit_clk sdata_out sdata_in f0 f1 f2 f16 f15 f14 f13 f12 f35 f56 f76 d19 f255 valid frame slot 1 valid 0 r/w 0 wd15 f36 f57 d19 d18 d19 d19 d18 d19 rd15 0 0 0 0 f0 f1 f2 f16 f15 f14 f13 f12 f35 f56 f76 f255 f36 f57 f255 f255 0 0 gpio int f96 f96 d19 slot 0 slot 1 slot 2 slot 3 slot 4 slots 5-12 slot 2 valid slot 1 valid slot 2 valid codec ready 0 slot 12 valid codec id1 codec id0 slot 12 valid gpio int bit frame position: bit frame position: figure 9. ac-link input and output framing cs4202 16 ds549pp1 3.1 ac-link serial data output frame in the serial data output frame, data is passed on the sdata_out pin to the cs4202 from the ac ?97 controller. figure 9 illustrates the serial port timing. the pcm playback data being passed to the cs4202 is shifted out msb first in the most significant bits of each slot. any pcm data from the ac ?97 controller that is not 20 bits wide should be left justified in its corresponding slot and dithered or zero-padded in the unused bit positions. bits that are reserved should always be ?cleared? by the ac ?97 controller. 3.1.1 serial data output slot tags (slot 0) valid frame the valid frame bit determines if any of the following slots contain either valid playback data for the cs4202 or data for read/write operations. when ?set?, at least one of the other ac-link slots contains valid data. if this bit is ?clear?, the remainder of the frame is ignored. slot 1 valid the slot 1 valid bit indicates a valid register read/write address for a primary codec. slot 2 valid the slot 2 valid bit indicates valid register write data for a primary codec. slot [3:4,6:11] valid the slot [3:4,6:11] valid bits indicate the validity of data in their corresponding serial data out- put slots. if a bit is ?set?, the corresponding output slot contains valid data. if a bit is ?cleared?, the corresponding slot will be ignored. slot 12 valid the slot 12 valid bit indicates if output slot 12 contains valid gpio control data. codec id[1:0] the codec id[1:0] bits determine which codec is being accessed during the current ac-link frame. codec id[1:0] = 00 indicates the primary codec is being accessed. codec id[1:0] = 01, 10, or 11 indicates one of three possible secondary codecs is being accessed. a codec id value of 01, 10, or 11 also indicates a valid read/write address and/or valid register write data for a secondary codec. 3.1.2 command address port (slot 1) r/w read/write . when this bit is ?set?, a read of the ac ?97 register specified by the register index bits will occur in the ac ?97 2.x audio codec. when the bit is ?cleared?, a write will occur. for any read or write access to occur, the valid frame bit (f0) must be ?set? and the codec id[1:0] bits (f[14:15]) must match the codec id of the ac ?97 2.x audio codec being accessed. ad- ditionally, for a primary codec, the slot 1 valid bit (f1) must be ?set? for a read access and both the slot 1 valid bit (f1) and the slot 2 valid bit (f2) must be ?set? for a write access. for a secondary codec, both the slot 1 valid bit (f1) and the slot 2 valid bit (f2) must be ?cleared? for read and write accesses. see figure 9 for bit frame positions. ri[6:0] register index. the ri[6:0] bits contain the 7-bit register index to the ac ?97 registers in the cs4202. all registers are defined at word addressable boundaries. the ri0 bit must be ?clear? to access cs4202 registers. bit1514131211 10 9 8 7 6 5 4 3 2 1 0 valid frame slot 1 valid slot 2 valid slot 3 valid slot 4 valid not implem slot 6 valid slot 7 valid slot 8 valid slot 9 valid slot 10 valid slot 11 valid slot 12 valid res codec id1 codec id0 bit191817161514131211109876543210 r/w ri6 ri5 ri4 ri3 ri2 ri1 ri0 reserved cs4202 ds549pp1 17 3.1.3 command data port (slot 2) wd[15:0] write data. the wd[15:0] bits contain the 16-bit value to be written to the register. if an ac- cess is a read, this slot is ignored. note: for any write to an ac ?97 register, the write is defined to be an ?atomic? access. this means that when the slot 1 valid bit in output slot 0 is ?set?, the slot 2 valid bit in output slot 0 should always be ?set? during the same audio frame. no write access may be split across 2 frames. 3.1.4 pcm playback data (slots 3-4,6-11) pd[19:0] playback data. the pd[19:0] bits contain the 20-bit pcm (2?s complement) playback data for the left and right dacs, serial data ports, and/or the s/pdif transmitter. table 8 on page 30 lists a cross reference for each function and its respective slot. the mapping of a given slot to the dac, serial data port, or s/pdif transmitter is determined by the state of the dsa[1:0] bits in the extended audio id register (index 28h) and the spsa[1:0] bits in the extended audio status/control register (index 2ah). 3.1.5 gpio pin control (slot12) gpio[4:0] gpio pin control. the gpio[4:0] bits control the cs4202 gpio pins configured as outputs. write accesses using gpio pin control bits configured as outputs will be reflected on the gpio pin output on the next ac-link frame. write accesses using gpio pin control bits con- figured as inputs will have no effect and are ignored. if the gpoc bit in the misc. crystal con- trol register (index 60h) is ?set?, the bits in output slot 12 are ignored and gpio pins configured as outputs are controlled through the gpio pin status register (index 54h) . bit1918 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3210 wd15 wd14 wd13 wd12 wd11 wd10 wd9 wd8 wd7 wd6 wd5 wd4 wd3 wd2 wd1 wd0 reserved bit191817161514131211109876543210 pd19 pd18 pd17 pd16 pd15 pd14 pd13 pd12 pd11 pd10 pd9 pd8 pd7 pd6 pd5 pd4 pd3 pd2 pd1 pd0 bit19181716151413121110 9 8 7 6 5 4 3 2 1 0 not implemented gpio4 gpio3 gpio2 gpio1 gpio0 reserved cs4202 18 ds549pp1 3.2 ac-link serial data input frame in the serial data input frame, data is passed on the sdata_in pin from the cs4202 to the ac ?97 con- troller. the data format for the input frame is very similar to the output frame. figure 9 on page 15 illus- trates the serial port timing. the pcm capture data from the cs4202 is shifted out msb first in the most significant 18 bits of each slot. the least significant 2 bits in each slot will be ?cleared?. if the host requests pcm data from the ac ?97 controller that is less than 18 bits wide, the controller should dither and round or just round (but not trun- cate) to the desired bit depth. bits that are reserved or not implemented in the cs4202 will always be returned ?cleared?. 3.2.1 serial data input slot tag bits (slot 0) codec ready codec ready. the codec ready bit indicates the readiness of the cs4202 ac-link. immedi- ately after a cold reset this bit will be ?clear?. once the cs4202 clocks and voltages are sta- ble, this bit will be ?set?. until the codec ready bit is ?set?, no ac-link transactions should be attempted by the controller. the codec ready bit does not indicate readiness of the dacs, adcs, vref, or any other analog function. those must be checked in the powerdown con- trol/status register (index 26h) by the controller before any access is made to the mixer reg- isters. any accesses to the cs4202 while codec ready is ?clear? are ignored. slot 1 valid the slot 1 valid bit indicates slot 1 contains a valid read back address. slot 2 valid the slot 2 valid bit indicates slot 2 contains valid register read data. slot [3:4,6:8,11] valid the slot [3:4,6:8,11] valid bits indicate slot [3:4,6:8,11] contains valid capture data from the cs4202 adcs. if a bit is ?set?, the corresponding input slot contains valid data. if a bit is ?cleared?, the corresponding slot will be ignored. slot 12 valid the slot 12 valid bit indicates slot 12 contains valid gpio status data. 3.2.2 status address port (slot 1) ri[6:0] register index. the ri[6:0] bits echo the ac ?97 register address when a register read has been requested in the previous frame. the cs4202 will only echo the register index for a read access. write accesses will not return valid data in slot 1. sr[3:4,6:11] slot request. if srx is ?set?, this indicates the cs4202 src does not need a new sample on the next ac-link frame for that particular slot. if srx is ?clear?, the src indicates a new sample is needed on the following frame. if the vra bit in the extended audio status/control register (index 2ah) is ?clear?, the sr[3:4,6:11] bits are always 0. when vra is ?set?, the src is en- abled and the sr[3:4,6:11] bits are used to request data. bit1514131211109876543210 codec ready slot 1 valid slot 2 valid slot 3 valid slot 4 valid 0 slot 6 valid slot 7 valid slot 8 valid 00 slot 11 valid slot 12 valid reserved bit191817161514131211109876543210 res ri6 ri5 ri4 ri3 ri2 ri1 ri0 sr3 sr4 0 sr6 sr7 sr8 sr9 sr10 sr11 0 reserved cs4202 ds549pp1 19 3.2.3 status data port (slot 2) rd[15:0] read data. the rd[15:0] bits contain the register data requested by the controller from the previous read request. all read requests will return the read address in the input slot 1 and the register data in the input slot 2 on the following serial data frame. 3.2.4 pcm capture data (slot 3-4,6-8,11) cd[17:0] capture data. the cd [17:0] bits contain 18-bit pcm (2?s complement) capture data. the data will only be valid when the respective slot valid bit is ?set? in input slot 0. the mapping of a given slot to an adc is determined by the state of the asa[1:0] bits in the ac mode control register (index 5eh) . the definition of each slot can be found in table 8 on page 30. 3.2.5 gpio pin status (slot 12) gpio[4:0] gpio pin status. the gpio[4:0] bits reflect the status of the cs4202 gpio pins configured as inputs. the pin status of gpio pins configured as outputs will be reflected back on the gpio[4:0] bits of input slot 12 in the next frame. the output gpio pins are controlled by the gpio[4:0] pin control bits in output slot 12. bdi bios-driver interface. the bdi bit indicates that a bios event has occurred. this bit is a logic or of all bits in the bdi status register (index 7ah) anded with their corresponding bit in the bdi config register (index 70h) . gpio_int gpio interrupt. the gpio_int bit indicates that a gpio or bdi interrupt event has occurred. the occurrence of a gpio interrupt is determined by the gpio interrupt requirements as out- lined in the gpio pin wakeup mask register (index 52h) description. in this case, the gpio_int bit is cleared by writing a ?0? to the bit in the gpio pin status register (index 54h) corresponding to the gpio pin which generated the interrupt. the occurrence of a bdi interrupt is determined by the bdi interrupt requirements as outlined in the bdi control registers (index 70h - 72h) . in this case, the gpio_int bit is cleared by writing a ?0? to the bit in the bdi status register (index 7ah) that generated the interrupt. bit19181716151413121110987654 3210 rd15 rd14 rd13 rd12 rd11 rd10 rd9 rd8 rd7 rd6 rd5 rd4 rd3 rd2 rd1 rd0 reserved bit191817161514131211109876543210 cd17 cd16 cd15 cd14 cd13 cd12 cd11 cd10 cd9 cd8 cd7 cd6 cd5 cd4 cd3 cd2 cd1 cd0 0 0 bit191817161514131211109876543210 0 0 0 0 0 0 0 0 0 0 0 gpio4 gpio3 gpio2 gpio1 gpio0 res bdi res gpio _int cs4202 20 ds549pp1 3.3 ac-link protocol violation - loss of sync the cs4202 is designed to handle sync protocol violations. the following are situations where the sync protocol has been violated: the sync signal is not sampled high for exact- ly 16 bit_clk clock cycles at the start of an audio frame. the sync signal is not sampled high on the 256th bit_clk clock period after the previous sync assertion. the sync signal goes active high before the 256th bit_clk clock period after the previous sync assertion. upon loss of synchronization with the controller, the cs4202 will ?clear? the codec ready bit in the serial data input frame until two valid frames are detected. during this detection period, the cs4202 will ignore all register reads and writes and will discontinue the transmission of pcm capture data. in addition, if the losm bit in the misc. crystal control register (index 60h) is ?set? (default), the cs4202 will mute all analog outputs. if the losm bit is ?clear?, the analog outputs will not be muted. cs4202 ds549pp1 21 4. register interface reg register name d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 default 00h reset 0 0 0 0 0 0 0 id8 id7 0 0 id4 0 0 0 0 0190h 02h master volume mute 0 ml5 ml4 ml3 ml2 ml1 ml0 0 0 mr5 mr4 mr3 mr2 mr1 mr0 8000h 04h headphone volume mute 0 ml5 ml4 ml3 ml2 ml1 ml0 0 0 mr5 mr4 mr3 mr2 mr1 mr0 8000h 06h mono volume mute 0 0 0 0 0 0 0 0 0 mm5 mm4 mm3 mm2 mm1 mm0 8000h 0ah pc_beep volume mute 0 0 0 0 0 0 0 0 0 0 pv3 pv2 pv1 pv0 0 0000h 0ch phone volume mute 0 0 0 0 0 0 0 0 0 0 gn4 gn3 gn2 gn1 gn0 8008h 0eh mic volume mute 0 0 0 0 0 0 0 0 20db 0 gn4 gn3 gn2 gn1 gn0 8008h 10h line in volume mute 0 0 gl4 gl3 gl2 gl1 gl0 0 0 0 gr4 gr3 gr2 gr1 gr0 8808h 12h cd volume mute 0 0 gl4 gl3 gl2 gl1 gl0 0 0 0 gr4 gr3 gr2 gr1 gr0 8808h 14h video volume mute 0 0 gl4 gl3 gl2 gl1 gl0 0 0 0 gr4 gr3 gr2 gr1 gr0 8808h 16h aux volume mute 0 0 gl4 gl3 gl2 gl1 gl0 0 0 0 gr4 gr3 gr2 gr1 gr0 8808h 18h pcm out volume mute 0 0 gl4 gl3 gl2 gl1 gl0 0 0 0 gr4 gr3 gr2 gr1 gr0 8808h 1ah record select 0 0 0 0 0 sl2 sl1 sl0 0 0 0 0 0 sr2 sr1 sr0 0000h 1ch record gain mute 0 0 0 gl3 gl2 gl1 gl0 0 0 0 0 gr3 gr2 gr1 gr0 8000h 20h general purpose 0 0 0 0 0 0 mix ms lpbk 00 0 0 0 0 0 0000h 26h powerdown ctrl/stat eapd pr6 pr5 pr4 pr3 pr2 pr1 pr0 0 0 0 0 ref anl dac adc 000fh 28h ext?d audio id id1 id0 0 0 rev1 rev0 amap 0 0 0 dsa1 dsa0 0 spdif 0 vra x605h 2ah ext?d audio stat/ctrl 0 0 0 0 0 spcv 0000 spsa1 spsa0 0spdif0 vra 0410h 2ch pcm front dac rate sr15 sr14 sr13 sr12 sr11 sr10 sr9 sr8 sr7 sr6 sr5 sr4 sr3 sr2 sr1 sr0 bb80h 32h pcm l/r adc rate sr15 sr14 sr13 sr12 sr11 sr10 sr9 sr8 sr7 sr6 sr5 sr4 sr3 sr2 sr1 sr0 bb80h 3ah s/pdif control v drs spsr1 spsr0 l cc6 cc5 cc4 cc3 cc2 cc1 cc0 pre copy /audio pro 2000h 3ch ext?d modem id id1 id0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 x000h 3eh ext?d modem stat/ctrl 0 0 0 0 0 0 0 pra 0 0 0 0 0 0 0 gpio 0100h 4ch gpio pin config. 0 0 0 0 0 0 0 0 0 0 0 gc4 gc3 gc2 gc1 gc0 001fh 4eh gpio pin polarity/type 1 1 1 1 1 1 1 1 1 1 1 gp4 gp3 gp2 gp1 gp0 ffffh 50h gpio pin sticky 0 0 0 0 0 0 0 0 0 0 0 gs4 gs3 gs2 gs1 gs0 0000h 52h gpio pin wakeup 0 0 0 0 0 0 0 0 0 0 0 gw4 gw3 gw2 gw1 gw0 0000h 54h gpio pin status 0 0 0 0 0 0 0 0 0 0 0 gi4 gi3 gi2 gi1 gi0 0000h cirrus logic defined registers : 5eh acmodecontrol 0000 aspm 0 tmm ddm 0 0 asa1 asa0 0 0 0 0 0000h 60h misc. crystal control 0 0 0 dpc 0 0 reserved 10db crst 0 0 gpoc reserved losm 0003h 6ah serial port control sden 0 0 0 0 0 0 0 0 0 0 0 sdo2 sdsc sdf1 sdf0 0000h 70h bdi config e15 e14 e13 e12 e11 e10 e9 e8 e7 e6 e5 e4 e3 e2 e1 e0 0000h 72h bdi wakeup e15 e14 e13 e12 e11 e10 e9 e8 e7 e6 e5 e4 e3 e2 e1 e0 0000h 7ah bdi status e15 e14 e13 e12 e11 e10 e9 e8 e7 e6 e5 e4 e3 e2 e1 e0 0000h 7ch vendor id1 f7 f6 f5 f4 f3 f2 f1 f0 s7 s6 s5 s4 s3 s2 s1 s0 4352h 7eh vendor id2 t7 t6 t5 t4 t3 t2 t1 t0 0 did2 did1 did0 0 rev2 rev1 rev0 5971h table 1. register overview for the cs4202 cs4202 22 ds549pp1 4.1 reset register (index 00h) id8 18-bit adc resolution. the id8 bit is ?set?, indicating this feature is present. id7 20-bit dac resolution. the id7 bit is ?set?, indicating this feature is present. id4 headphone out. the id4 bit is ?set?, indicating this feature is present. the state of this bit de- pends on the state of the hpcfg pin. default 0190h. the data in this register is read-only data. any write to this register causes a register reset of the audio control (index 00h - 3ah) and cirrus logic defined (index 5ah - 7ah) registers. a read from this register returns configuration information about the cs4202. 4.2 analog mixer output volume registers (index 02h - 04h) mute output mute. setting this bit mutes the line_out_l/r or hp_out_l/r output signals. ml[5:0] output volume left. these bits control the left output volume. each step corresponds to 1.5 db gain adjustment, with a total available range from 0 db to -46.5 db attenuation. setting the ml5 bit sets the left channel attenuation to -46.5 db by forcing ml[4:0] to a ?1? state. ml[5:0] will read back 011111 when ml5 has been ?set?. see table 2 for further details. mr[5:0] output volume right. these bits control the right output volume. each step corresponds to 1.5 db gain adjustment, with a total available range from 0 db to -46.5 db attenuation. setting the mr5 bit sets the right channel attenuation to -46.5 db by forcing mr[4:0] to a ?1? state. mr[5:0] will read back 011111 when mr5 has been ?set?. see table 2 for further details. default 8000h. this value corresponds to 0 db attenuation and mute ?set?. if the hpcfg pin is left floating, register 02h controls the master output volume and register 04h controls the head- phone output volume. if the hpcfg pin is tied ?low?, register 02h controls the headphone volume and register 04h is a read-only register and always returns 0000h when ?read?. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 0000000id8id700id4 0000 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute 0 ml5 ml4 ml3 ml2 ml1 ml0 0 0 mr5 mr4 mr3 mr2 mr1 mr0 mx5 - mx0 write mx5 - mx0 read gain level 000000 000000 0 db 000001 000001 -1.5 db ??... 011111 011111 -46.5 db 100000 0 11111 -46.5 db ... ... ... 111111 011111 -46.5 db table 2. analog mixer output attenuation cs4202 ds549pp1 23 4.3 mono volume register (index 06h) mute mono mute. setting this bit mutes the mono_out output signal. mm[5:0] mono volume control. the mm[5:0] bits control the mono output volume. each step corre- sponds to 1.5 db gain adjustment, with a total available range from 0 db to -46.5 db attenu- ation. setting the mm5 bit sets the mono attenuation to -46.5 db by forcing mm[4:0] to a ?1? state. mm[5:0] will read back 011111 when mm5 has been ?set?. see table 2 on page 22 for further attenuation levels. default 8000h. this value corresponds to 0 db attenuation and mute ?set?. 4.4 pc_beep volume register (index 0ah) mute pc_beep mute. setting this bit mutes the pc_beep input si gnal. pv[3:0] pc_beep volume control. the pv[3:0] bits control the gain levels of the pc_beep i nput source to the input mixer. each step corresponds to 3 db gain adjustment, with 0000 = 0 db. the total range is 0 db to -45 db attenuation. default 0000h. this value corresponds to 0 db attenuation and mute ?clear?. this register has no effect on the pc_beep volume during reset#. 4.5 phone volume register (index 0ch) mute phone mute. setting this bit mutes the phone input signal. gn[5:0] phone volume control. the gn[4:0] bits control the gain level of the phone input source to the input mixer. each step corresponds to 1.5 db gain adjustment, with 01000 = 0 db. the total range is +12 db to -34.5 db attenuation. see table 4 on page 25 for further attenuation levels. default 8008h. this value corresponds to 0 db attenuation and mute ?set?. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute000000000mm5 mm4 mm3 mm2 mm1 mm0 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute0000000000pv3pv2pv1pv00 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute0000000000gn4gn3gn2gn1gn0 cs4202 24 ds549pp1 4.6 microphone volume register (index 0eh) mute microphone mute. setting this bit mutes the mic1 or mic2 signal. the selection of the mic1 or mic2 input pin is controlled by the ms bit in the general purpose register (index 20h) . 20db microphone 20 db boost. when ?set?, the 20db bit enables the +20 db microphone boost block. in combination with the 10db boost bit in the misc. crystal control register (index 60h) this bit allows for variable boost from 0 db to +30 db in steps of 10 db. table 3 summarizes this behavior. gn[4:0] microphone volume control. the gn[4:0] bits are used to control the gain level of the micro- phone input source to the input mixer. each step corresponds to 1.5 db gain adjustment, with 01000 = 0 db. the total range is +12 db to -34.5 db gain. see table 3 for further details. default 8008h. this value corresponds to 0 db gain and mute ?set?. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute0000000020db0gn4gn3gn2gn1gn0 gn4 - gn0 gain level 10db = 0, 20db = 0 10db = 1, 20db = 0 10db = 0, 20db = 1 10db = 1, 20db = 1 00000 +12.0 db +22.0 db +32.0 db +42.0 db 00001 +10.5 db +20.5 db +30.5 db +40.5 db ? ? ... ... ... 00111 +1.5 db +11.5 db +21.5 db +31.5 db 01000 0.0 db +10.0 db +20.0 db +30.0 db 01001 -1.5 db +8.5 db +18.5 db +28.5 db ? ? ... ... ... 11111 -34.5 db -24.5 db -14.5 db -4.5 db table 3. microphone input gain values cs4202 ds549pp1 25 4.7 analog mixer input gain registers (index 10h - 18h) mute stereo input mute. setting this bit mutes the respective input signal, both right and left inputs. gl[4:0] left volume control. the gl[4:0] bits are used to control the gain level of the left analog input source to the input mixer. each step corresponds to 1.5 db gain adjustment, with 01000 = 0 db. the total range is +12 db to -34.5 db gain. see table 4 for further details. gr[4:0] right volume control. the gr[4:0] bits are used to control the gain level of the right analog input source to the input mixer. each step corresponds to 1.5 db gain adjustment, with 01000 = 0 db. the total range is +12 db to -34.5 db gain. see table 4 for further details. default 8808h. this value corresponds to 0 db gain and mute ?set?. the analog mixer input gain registers are listed in table 5. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute 0 0 gl4 gl3 gl2 gl1 gl0 0 0 0 gr4 gr3 gr2 gr1 gr0 gx4 - gx0 gain level 00000 +12.0 db 00001 +10.5 db ?? 00111 +1.5 db 01000 0.0 db 01001 -1.5 db ?? 11111 -34.5 db table 4. analog mixer input gain values register index function 10h line in volume 12h cd volume 14h video volume 16h aux volume 18h pcm out volume table 5. analog mixer input gain register index cs4202 26 ds549pp1 4.8 input mux select register (index 1ah) sl[2:0] left channel source. the sl[2:0] bits select the left channel source to pass to the adcs for recording. see table 6 for possible values. sr[2:0] right channel source. the sr[2:0] bits select the right channel source to pass to the adcs for recording. see table 6 for possible values. default 0000h. this value selects the mic input for both channels. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00000sl2sl1sl000000sr2sr1sr0 sx2 - sx0 record source 000 mic 001 cd input 010 video input 011 aux input 100 line input 101 stereo mix 110 mono mix 111 phone input table 6. input mux selection cs4202 ds549pp1 27 4.9 record gain register (index 1ch) mute record gain mute. setting this bit mutes the input to the l/r adcs. gl[3:0] left adc gain. the gl[3:0] bits control the input gain on the left channel of the analog source, applied after the input mux and before the adcs. each step corresponds to 1.5 db gain adjustment, with 0000 = 0 db. the total range is 0 db to +22.5 db gain. see table 7 for further details. gr[3:0] right adc gain. the gr[3:0] bits control the input gain on the right channel of the analog source, applied after the input mux and before the adcs. each step corresponds to 1.5 db gain adjustment, with 0000 = 0 db. the total range is 0 db to +22.5 db gain. see table 7 for further details. default 8000h. this value corresponds to 0 db gain and mute ?set?. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 mute 0 0 0 gl3 gl2 gl1 gl0 0 0 0 0 gr3 gr2 gr1 gr0 gx3 - gx0 gain level 1111 +22.5 db ?? 0001 +1.5 db 0000 0 db table 7. record gain values cs4202 28 ds549pp1 4.10 general purpose register (index 20h) mix mono output path. this bit controls the source of the mono output driver. when ?clear?, the output of the stereo-to-mono mixer is sent to the mono output. when ?set?, the output of the microphone boost stage is sent to the mono output. the source of the stereo-to-mono mixer is controlled by the tmm bit in the ac mode control register (index 5eh) . the source of the microphone boost stage is controlled by the ms bit in the general purpose register (index 20h) . ms microphone select. the ms bit determines which of the two mic inputs are passed to the mix- er. when ?set?, the mic2 input is selected. when ?clear?, the mic1 input is selected. lpbk loopback enable. when ?set?, the lpbk bit enables the adc/dac loopback mode. this bit routes the output of the adcs to the input of the dacs without involving the ac-link. default 0000h d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 000000mixmslpbk 0000000 cs4202 ds549pp1 29 4.11 powerdown control/status register (index 26h) eapd external amplifier power down. the eapd pin follows this bit and is generally used to power down external amplifiers. the eapd bit is mutually exclusive with the sdsc bit in the serial port control register (index 6ah) . the sdsc bit must be ?clear? before the eapd bit may be ?set?. if the sdsc bit is ?set?, eapd is a read-only bit and always returns ?0?. pr6 headphone amplifier powerdown. when ?set?, the headphone amplifier is powered down. pr5 internal clock disable. when ?set?, the internal master clock is disabled (bit_clk running). the only way to recover from setting this bit is through a cold reset (driving the reset# sig- nal active). pr4 ac-link powerdown. when ?set?, the ac-link is powered down (bit_clk off). the ac-link can be restarted through a warm reset using the sync signal, or a cold reset using the re- set# signal (primary audio codec only). pr3 analog mixer powerdown (vref off). when ?set?, the analog mixer and voltage reference are powered down. when clearing this bit, the anl, adc, and dac bits should be checked be- fore writing any mixer registers. pr2 analog mixer powerdown (vref on). when ?set?, the analog mixer is powered down (the volt- age reference is still active). when clearing this bit, the anl bit should be checked before writ- ing any mixer registers. pr1 front dacs powerdown. when ?set?, the dacs are powered down. when clearing this bit, the dac bit should be checked before sending any data to the dacs. pr0 l/r adcs and input mux powerdown. when ?set?, the adcs and the adc input muxes are powered down. when clearing this bit, no valid data will be sent down the ac-link until the adc bit goes high. ref voltage reference ready status. when ?set?, the ref bit indicates the voltage reference is at a nominal level. anl analog ready status. when ?set?, the analog output mixer, input multiplexer, and volume con- trols are ready. when ?clear?, no volume control registers should be written. dac front dac ready status. when ?set?, the dacs are ready to receive data across the ac-link. when ?clear?, the dacs will not accept any valid data. adc l/r adcs ready status. when ?set?, the adcs are ready to send data across the ac-link. when ?clear?, no data will be sent to the controller. default 000fh. this value indicates all blocks are powered on. the lower four bits will change as the cs4202 finishes an initialization and calibration sequence. the pr[6:0] and the eapd bits are powerdown control for different sections of the cs4202 as well as external am- plifiers. the ref, anl, dac, and adc bits are read-only status bits which, when ?set?, indicate that a particular sec- tion of the cs4202 is ready. after the controller receives the codec ready bit in input slot 0, these status bits must be checked before writing to any mixer registers. see section 8, power management , for more information on the powerdown functions. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 eapd pr6 pr5 pr4 pr3 pr2 pr1 pr0 0 0 0 0 ref anl dac adc cs4202 30 ds549pp1 4.12 extended audio id register (index 28h) id[1:0] codec id. these bits indicate the current codec configuration. when id[1:0] = 00, the cs4202 is the primary audio codec. when id[1:0] = 01, 10, or 11, the cs4202 is a secondary audio codec. the state of the id[1:0] bits is determined at power-up from the id[1:0]# pins and the current clocking scheme, see table 18 on page 49. rev[1:0] ac ?97 revision. the rev[1:0] bits indicate which version of the ac ?97 specification the co- dec complies with. these bits always return ?01?, indicating the cs4202 complies with version 2.2 of the ac ?97 specification. amap audio slot mapping. the amap bit indicates whether the ac ?97 2.2 compliant ac-link slot to audio dac mapping is supported. this bit always returns ?1?, indicating that audio slot map- ping is supported. the pcm playback and capture slots are mapped according to table 8 on page 30. dsa[1:0] dac slot assignment. the dsa[1:0] bits control the mapping of output slots to the dac/src block as well as the serial data port. to satisfy ac ?97 2.2 amap requirements, the default for these bits will depend on the codec id as shown in table 9. see table 8 for all available slot map settings. spdif sony/philips digital interface. the spdif bit is ?set?, indicating that the optional s/pdif trans- mitter is supported. vra variable rate pcm audio. the vra bit indicates whether variable rate pcm audio is support- ed. this bit always returns ?1?, indicating that variable rate pcm audio is available. default x605h. the extended audio id register (index 28h) is a read-only register, except for the dsa[1:0] bits which are read/write. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 id1 id0 0 0 rev1 rev0 amap 0 0 0 dsa1 dsa0 0 spdif 0 vra slot assignment slot mapping dsa1 spsa1 asa1 dsa0 spsa0 asa0 dac sdout sdo2 s/pdif adc lrlrlrlrlr 0 0 3478693434 0 1 786910117878 1 0 691011- - 69611 1 1 1011----1011-- table 8. slot mapping for the cs4202 codec id dsa[1:0] default spsa[1:0] default asa[1:0] default 00001 00 10110 00 20110 00 31011 00 table 9. slot assignment defaults cs4202 ds549pp1 31 4.13 extended audio status/control register (index 2ah) spcv s/pdif configuration valid. this read-only bit indicates the status of the s/pdif transmitter subsystem, enabling the driver to determine if the currently programmed s/pdif configura- tion is supported. spcv is always valid, independent of the s/pdif enable bit status. spsa[1:0] s/pdif slot assignment. these bits control the mapping of output slots to the s/pdif trans- mitter. to satisfy ac ?97 2.2 amap requirements, the default for these bits will depend on the codec id as shown in table 9 on page 30. see table 8 on page 30 for all available slot map settings. spdif enable sony/philips digital interface. this bit enables s/pdif data transmission on the spdif_out pin. the spdif bit routes the left and right channel data from the ac ?97 con- troller or from the adc output to the s/pdif transmitter block. the actual data routed to the s/pdif block are controlled through the configuration of the spsa[1:0] bits and the aspm bit in the ac mode control register (index 5eh) . vra enable variable rate audio. when ?set?, the vra bit allows access to the pcm front dac rate register (index 2ch) and the pcm l/r adc rate register (index 32h) .thisbitmust be ?set? in order to use variable pcm playback or capture rates. the vra bit also serves as a powerdown for the dac and adc src blocks. clearing vra will reset the pcm front dac rate register (index 2ch) and the pcm l/r adc rate register (index 32h) to their default values. the src data path is flushed and the slot request bits for the currently active dac slots will be fixed at ?0?. default 0410h d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00000spcv0000 spsa1 spsa0 0 spdif 0 vra cs4202 32 ds549pp1 4.14 audio sample rate control registers (index 2ch - 32h) sr[15:0] sample rate select. the audio sample rate control registers (index 2ch - 32h) control playback and capture sample rates. the pcm front dac rate register (index 2ch) controls the front left and front right dac sample rates. the pcm l/r adc rate register (index 32h) controls the left and right adc sample rates. there are seven sample rates di- rectly supported by this register, shown in table 10. any value written to this register not con- tained in table 10 is not directly supported and will be decoded according to the ranges indicated in the table. the range boundaries have been chosen so that only bits sr[15:12] of each register will have to be considered. all register read transactions will reflect the actual value stored (column 2 in table 10) and not the one attempted to be written. default bb80h. this value corresponds to 48 khz sample rate. writes to the pcm front dac rate register (index 2ch) and the pcm l/r adc rate register (index 32h) are only available in variable rate pcm audio mode when the vra bit in the extended audio status/control register (index 2ah) is ?set? . if vra = 0, writes to the register are ignored and the register will always read bb80h. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 sr15 sr14 sr13 sr12 sr11 sr10 sr9 sr8 sr7 sr6 sr5 sr4 sr3 sr2 sr1 sr0 sample rate (hz) sr[15:0], register content (hex value) sr[15:0], decode range(hexvalue) sr[15:12], decode range (bin value) 8,000 1f40 0000 - 1fff 0000 - 0001 11,025 2b11 2000 - 2fff 0010 - 0010 16,000 3e80 3000 - 3fff 0011 - 0011 22,050 5622 4000 - 5fff 0100 - 0101 32,000 7d00 6000 - 7fff 0110 - 0111 44,100 ac44 8000 - afff 1000 - 1010 48,000 bb80 b000 - ffff 1011 - 1111 table 10. directly supported src sample rates for the cs4202 cs4202 ds549pp1 33 4.15 s/pdif control register (index 3ah) v validity. the v bit is mapped to the v bit (bit 28) of every sub-frame . if this bit is ?clear?, the signal is suitable for conversion or processing. drs double rate s/pdif. the drs bit is mapped to bit 27 of the channel status block. this bit controls support for optional higher sample rate transmission. the cs4202 does not support double rate s/pdif transmission, therefore drs is a read-only bit and always returns ?0?. spsr[1:0] s/pdif sample rate. the spsr[1:0] bits are mapped to bits 24 and 25 of the c hannel status block. these bits control the s/pdif transmitter clock rate. the cs4202 only supports trans- mission at the standard 48 khz rate, therefore spsr[1:0] are read-only bits and always return ?10?. l generation status. the l bit is mapped to bit 15 of the channel status block. for category codes 001xxxx, 0111xxx and 100xxxx, a value of ?0? indicates original material and a value of ?1? indicates a copy of original material. for all other category codes the definition of the l bit is reversed. cc[6:0] category code. the cc[6:0] bits are mapped to bits 8-14 of the channel status block. pre data pre-emphasis. the pre bit is mapped to bit 3 of the channel status block. if the pre bit is ?set?, 50/15 s filter pre-emphasis is indicated. if the bit is ?clear?, no pre-emphasis is indi- cated. copy copyright. the copy bit is mapped to bit 2 of the channel status block. if the copy bit is ?set? copyright is not asserted and copying is permitted. /audio audio / non-audio. the /audio bit is mapped to bit 1 of the channel status block. if the /audio bit is ?clear?, the data transmitted over s/pdif is assumed to be digital audio. if the /audio bit is ?set?, non-audio data is assumed. pro professional/consumer. the pro bit is mapped to bit 0 of the channel status block. if the pro bit is ?clear?, consumer use of the audio control block is indicated. if the bit is ?set?, pro- fessional use is indicated. default 2000h for a further discussion of the proper use of the channel status bits see application note an22: overview of digital audio interface data structures [3] d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 v drs spsr1 spsr0 l cc6 cc5 cc4 cc3 cc2 cc1 cc0 pre copy /audio pro cs4202 34 ds549pp1 4.16 extended modem id register (index 3ch) id[1:0] codec id. these bits indicate the current codec configuration. when id[1:0] = 00, the cs4202 is the primary audio codec. when id[1:0] = 01, 10, or 11, the cs4202 is a secondary audio codec. the state of the id[1:0] bits is determined at power-up from the id[1:0]# pins and the current clocking scheme, see table 18 on page 49. default x000h. this value indicates no supported modem functions. the extended modem id register (index 3ch) is a read/write register that identifies the cs4202 modem capabilities. writing any value to this location issues a reset to modem registers (index 3ch-54h) , including gpio registers (index 4ch - 54h) . audio registers are not reset by a write to this location. 4.17 extended modem status/control register (index 3eh) pra gpio powerdown. when ?set?, the pra bit powers down the gpio subsystem. when the gpio section is powered down, all outputs must be tri-stated and input slot 12 should be marked invalid when the ac-link is active. to use any gpio functionality pra must be cleared first. gpio gpio. when ?set?, the gpio bit indicates the gpio subsystem is ready for use. when ?set?, input slot 12 will also be marked valid. default 0100h 4.18 gpio pin configuration register (index 4ch) gc[4:0] gpio pin configuration. when ?set?, the gc[4:0] bits define the corresponding gpio pin as an input. when ?clear?, the corresponding gpio pin is defined as an output. when the sden bit in the serial port control register (index 6ah) is ?set?, the gc[1:0] bits are read-only bits and always return ?0?. when sden is ?clear?, the gc[1:0] bits function normally. likewise, when the sdo2 bit in the serial port control register (index 6ah) is 'set', the gc4 bit is a read-only bit and always returns '0'. when sdo2 is 'clear', the gc4 bit functions normally. the gc[3:2] bits have no such dependency. default 001fh. this value corresponds to all gpio pins configured as inputs. after a cold reset or a modem register reset (see extended modem id register (index 3ch) ), all gpio pins are configured as inputs. the upper 11 bits of this register always return ?0?. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 id1id000000000000000 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 0000000pra0000000gpio d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00000000000gc4gc3gc2gc1gc0 cs4202 ds549pp1 35 4.19 gpio pin polarity/type configuration register (index 4eh) gp[4:0] gpio pin configuration. this register defines the gpio input polarity (0 = active low, 1 = active high) when a gpio pin is configured as an input. the gp[4:0] bits define the gpio output type (0 = cmos, 1 = open-drain) when a gpio pin is configured as an output. the gc[4:0] bits in the gpio pin configuration register (index 4ch) define the gpio pins as in- puts or outputs. see table 11 for the various gpio configurations. default ffffh after a cold reset or a modem register reset this register defaults to all 1?s. the upper 11 bits of this register al- ways return ?1?. 4.20 gpio pin sticky register (index 50h) gs[4:0] gpio pin sticky. this register defines the gpio input type (0 = not sticky, 1 = sticky) when a gpio pin is configured as an input. the gpio pin status of an input configured as ?sticky? is ?cleared? by writing a ?0? to the corresponding bit of the gpio pin status register (index 54h) , and by reset. default 0000h after a cold reset or a modem register reset this register defaults to all 0?s, specifying ?non-sticky?. ?sticky? is de- fined as edge sensitive, ?non-sticky? as level sensitive. the upper 11 bits of this register always return ?0?. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 11111111111gp4gp3gp2gp1gp0 gcx gpx function configuration 00output cmosdrive 0 1 output open drain 1 0 input active low 1 1 input active high (default) table 11. gpio input/output configurations d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00000000000gs4gs3gs2gs1gs0 cs4202 36 ds549pp1 4.21 gpio pin wakeup mask register (index 52h) gw[4:0] gpio pin wakeup. this register provides a mask for determining if an input gpio change will generate a wakeup event (0 = no, 1 = yes). when the ac-link is powered up, a wakeup event will be communicated through the assertion of gpio_int = 1 in input slot 12. when the ac-link is powered down ( powerdown control/status register (index 26h) bit pr4 = 1 for pri- mary codecs), a wakeup event will be communicated through a ?0? to ?1? transition on sdata_in. default 0000h gpio bits which have been programmed as inputs, ?sticky?, and ?wakeup?, upon transition either (high-to-low) or (low-to-high) depending on pin polarity, will cause an ac-link wakeup if and only if the ac-link was powered down. once the controller has re-established communication with the cs4202 following a warm reset, it will continue to signal the wakeup event through the gpio_int bit of input slot 12 until the ac ?97 controller clears the inter- rupt-causing bit in the gpio pin status register (index 54h) ; or the ?wakeup?, config, or ?sticky? status of that gpio pin changes. after a cold reset or a modem register reset (see extended modem id register (index 3ch) ) this register defaults to all 0?s, specifying no wakeup event. the upper 11 bits of this register always return ?0?. 4.22 gpio pin status register (index 54h) gi[4:0] gpio pin status. this register reflects the state of all gpio pin inputs and outputs. these values are also reflected in slot 12 of every sdata_in frame. gpio inputs configured as ?sticky? are ?cleared? by writing a ?0? to the corresponding bit of this register. the gpio_int bit in input slot 12 is ?cleared? by clearing all interrupt-causing bits in this register. default 0000h gpio pins which have been programmed as inputs and ?sticky?, upon transition either (high-to-low) or (low-to-high) depending on pin polarity, will cause the individual gi bit to be ?set?, and remain ?set? until ?cleared?. gpio pins which have been programmed as outputs are controlled either through output slot 12 or through this register, depending on the state of the gpoc bit in the misc. crystal control register (index 60h) .ifthegpocbitis?cleared?,thegi bits in this register are read-only and reflect the status of the corresponding gpio output pin ?set? through output slot 12. if the gpoc bit is ?set?, the gi bits in this register are read/write bits and control the corresponding gpio output pins. the default value is always the state of the gpio pin. the upper 11 bits of this register should be forced to zero in this register and input slot 12. 4.23 ac mode control register (index 5eh) aspm analog s/pdif mode. the aspm bit controls the input source to the s/pdif transmitter block. when ?clear?, the s/pdif transmitter will receive data from the corresponding ac-link output slots. the actual slots are determined by the state of the spsa[1:0] bits in the extended audio status/control register (index 2ah) . if ?set?, the s/pdif transmitter block will receive data d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00000000000gw4gw3gw2gw1gw0 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00000000000gi4gi3gi2gi1gi0 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 0 0 0 0 aspm 0 tmm ddm 0 0 asa1 asa0 0 0 0 0 cs4202 ds549pp1 37 from the adc output. tmm true mono mode. the tmm bit controls the source of the stereo-to-mono mixer that feeds into the mono out select mux. if this bit is ?clear?, the output of the stereo input mixer is sent to the stereo-to-mono mixer. if this bit is ?set?, the output of the dac direct mode mux is sent to the stereo-to-mono mixer. this allows a true mono mix that includes the pc beep and phone inputs and also works during dac direct mode. ddm dac direct mode. the ddm bit controls the source of the line and headphone output drivers. when this bit is ?clear?, the cs4202 stereo output mixer drives the line and headphone out- puts. when this bit is ?set?, the cs4202 audio dacs (dac1 and dac2) directly drive the line and headphone outputs. asa[1:0] adc slot assignment. the asa[1:0] bits control the mapping of input slots to the adc/src block. the default value of ?00? selects input slots 3 and 4. see table 8 on page 30 for all available slot map settings. default 0000h cs4202 38 ds549pp1 4.24 misc. crystal control register (index 60h) dpc dac phase control. this bit controls the phase of the pcm stream sent to the dacs (after src). when ?cleared? the phase of the signal will remain unchanged. when this bit is ?set?, each pcm sample will be inverted before being sent to the dacs. 10db microphone 10 db boost. when ?set?, the 10db bit enables an additional boost of 10 db on the selected microphone input. in combination with the 20db boost bit in the microphone vol- ume register (index 0eh) this bit allows for variable boost from 0 db to +30 db in steps of 10 db. crst force cold reset. the crst bit is used as an override to the new warm reset behavior defined during pr4 powerdown. if this bit is ?set?, an active reset# si gnal will force a cold reset to the cs4202 during a pr4 powerdown. gpoc general purpose output control. the gpoc bit specifies the mechanism by which the status of a general purpose output pin can be controlled. if this bit is ?cleared?, the gpo status is controlled through the standard ac ?97 method of setting the appropriate bits in output slot 12. if this bit is ?set?, the gpo status is controlled through the gpio pin status register (index 54h) . losm loss of sync mute enable. the losm bit controls the loss of sync mute function. if this bit is ?set?, the cs4202 will mute all analog outputs for the duration of loss of sync. if this bit is ?cleared?, the mixer will continue to function normally during loss of sync. the cs4202 ex- pects to sample sync ?high? for 16 consecutive bit_clk periods and then ?low? for 240 con- secutive bit_clk periods, otherwise loss of sync becomes true. default 0003h d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 0 0 0 dpc 0 0 reserved 10db crst 0 0 gpoc reserved losm cs4202 ds549pp1 39 4.25 serial port control register (index 6ah) sden serial data output enable. the sden bit enables transmission of serial data on the sdout pin. the sden bit routes the left and right channel data from the ac ?97 controller to the serial data port. the actual data routed to the serial data port are controlled through the dsa[1:0] configuration in the extended audio id register (index 28h) . sden also functions as a mas- ter control for the second serial data output port and the serial clock. setting this bit also dis- ables the gpio[1:0] pins and clears the gc[1:0] bits in the gpio pin configuration register (index 4ch) . clearing this bit re-enables the gpio[1:0] pins and sets the gc[1:0] bits. sdo2 serial data output 2 enable. the sdo2 bit enables transmission of serial data on the gpio4/sdo2 pin. the sdo2 bit routes the left and right channel data from the ac ?97 con- troller to the second serial data port. the actual slots routed to the second serial data port are controlled through the dsa[1:0] configuration in the extended audio id register (index 28h) . this bit can only be ?set? if the sden bit is ?1? and will be ?cleared? automatically if sden re- turns to ?0?. setting this bit also disables the gpio4 pin and clears the gc4 bit in the gpio pin configuration register (index 4ch) . clearing this bit re-enables the gpio4 pin and sets the gc4 bit. sdsc serial clock enable. the sdsc bit enables transmission of a serial clock on the eapd/sclk pin. serial data can be routed to dacs that support internal sclk mode without transmitting a serial clock. for dacs that only support external sclk mode, transmission of a serial clock is required and this bit must be set to ?1?. this bit can only be set if the sden bit is ?1? and will be cleared automatically if sden returns to ?0?. furthermore, the sdsc bit can only be ?set? if the eapd bit in the powerdown control/status register (index 26h) is ?0?. if the sden bit is ?0? or the eapd bit is ?1?, sdsc is a r ead-only bit and always returns ?0?. sdf[1:0] serial data format. the sdf[1:0] bits control the format of the serial data transmitted on the two output ports. all ports will use the same format. see table 12 for available formats. default 0000h d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 sden00000000000sdo2sdscsdf1sdf0 sdf1 sdf0 serial data format 00 i 2 s 0 1 left justified 1 0 right justified, 20-bit data 1 1 right justified, 16-bit data table 12. serial data format selection cs4202 40 ds549pp1 4.26 bios-driver interface control registers (index 70h - 72h) e[15:0] event configuration. the e[15:0] bits control the bios-driver interface mechanism. default 0000h the bdi config register (index 70h) enables bios-driver communication for each possible event. if a bit is ?0?, the corresponding event will not be communicated. if a bit is ?1?, the corresponding event will be communicated by as- serting the bdi bit in input slot 12. if an event occurs, the bios will ?set? the corresponding bit in the bdi status reg- ister (index 7ah) . this bit remains ?set? until it is cleared by the driver, acknowledging the event has been handled. this behavior is equivalent to ?non-sticky? (level sensitive) gpio input pins. the bdi wakeup register (index 72h) provides a mask for determining if a bdi event will generate a wakeup or gpio_int. if a bit is ?0?, the corresponding event will not generate an interrupt. if a bit is ?1?, the corresponding event will generate an interrupt. refer to the gpio pin wakeup mask register (index 52h) for details about wakeup inter- rupts. 4.27 bios-driver interface status register (index 7ah) e[15:0] event status. this register, in conjunction with the bios-driver interface control registers (index 70h - 72h) , controls the bios-driver interface mechanism. default 0000h the bdi status register (index 7ah) reflects the state of all possible events. if a bit is ?0?, the corresponding event has not occurred or has already been handled by the driver. if a bit is ?1?, the corresponding event has occurred and has not been handled by the driver yet. the bdi bit in input slot 12 is a logic or of all bits in this register anded with their corresponding bit in the bdi config register (index 70h) . after handling an event, the driver should clear it by writing a ?0? to the corresponding bit of this register. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 e15 e14 e13 e12 e11 e10 e9 e8 e7 e6 e5 e4 e3 e2 e1 e0 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 e15 e14 e13 e12 e11 e10 e9 e8 e7 e6 e5 e4 e3 e2 e1 e0 cs4202 ds549pp1 41 4.28 vendor id1 register (index 7ch) f[7:0] first character of vendor id. with a value of f[7:0] = 43h, these bits define the ascii ?c? char- acter. s[7:0] second character of vendor id. with a value of s[7:0] = 52h, these bits define the ascii ?r? character. default 4352h. this register contains read-only data. 4.29 vendor id2 register (index 7eh) t[7:0] third character of vendor id. with a value of t[7:0] = 59h, these bits define the ascii ?y? character. did[2:0] device id. with a value of did[2:0] = 111, these bits specify the audio codec is a cs4202. rev[2:0] revision. with a value of rev[2:0] = 001, these bits specify the audio codec revision is ?a?. default 597xh. this register contains read-only data. the two vendor id registers provide a means to determine the manufacturer of the ac ?97 audio codec. the first three bytes of the vendor id registers contain the ascii code for the first three letters of crystal (cry). the final byte of the vendor id registers is divided into a device id field and a revision field. table 13 lists the currently de- fined device id?s. d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 f7 f6 f5 f4 f3 f2 f1 f0 s7 s6 s5 s4 s3 s2 s1 s0 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 t7 t6 t5 t4 t3 t2 t1 t0 0 did2 did1 did0 0 rev2 rev1 rev0 did2 - did0 part name 000 cs4297 001 cs4297a 010 cs4294/cs4298 011 cs4299 100 cs4201 101 cs4205 110 cs4291 111 cs4202 table 13. device id with corresponding part number cs4202 42 ds549pp1 5. serial data ports 5.1 overview the cs4202 implements two serial data output ports that can be used for multi-channel expansion. each serial port consists of 4 signals: mclk, sclk, lrclk, and sdata. the existing 256 fs bit_clk will be used as mclk. the clock pins are shared between all the serial ports with only the sdata pins being separate; sdout for the first output port, and sdo2 for the second output port. serial data is transmitted on these ports every ac-link frame. the serial data port is controlled by the sden, sdsc, and sdo2 bits in the serial port control register (index 6ah) . all the serial data port pins are multiplexed with other functions and cannot be used unless the other function is disabled or pow- ered down; see section 7, exclusive functions . some audio dacs can run in an internal sclk mode where sclk is internally derived from mclk and lrclk. in this case, sclk generation in the cs4202 is optional. a feature has been designed into the cs4202 that allows the phase of the internal dacs to be re- versed. this dac phase reversal is controlled by the dpc bit in the misc. crystal control register (index 60h) . this feature is necessary since the phase response for external dacs is unknown and the phase response of the internal dacs can vary depending on the path determined by the ddm bit in the ac mode control register (index 5eh) and the output (line_out or hp_out) being used. this feature guarantees that all dacs in a system have the same phase response, maintaining the ac- curacy of spatial cues. please note the data sent to the serial ports is straight from the ac-link. there is no src and no volume control available on this data, so it is the re- sponsibility of the controller or host software to provide this functionality if desired. 5.2 multi-channel expansion for multi-channel expansion, the two serial data output ports are used to send ac-link data to one or two external stereo dacs to support up to a total of six channels. the first serial port takes the digital audio data from the sdout slots. the second seri- al port takes the digital audio data from the sdo2 slots. see table 8 on page 30 for the actual slots used depending on configuration. figure 10 shows a six channel application using the cs4202. 8 5 4 3 2 1 4 3 2 18 5 aoutl aoutr sdata dem#/sclk lrck mclk gpio1/sdout gpio4/sdo2 44 34 47 43 eapd/sclk gpio0/lrclk line_out_l line_out_r bit_clk 6 36 35 cs4334 aoutl aoutr sdata dem#/sclk lrck mclk cs4334 270k 270k 10uf elec 10uf elec 47k 47k 560 560 2700pf 2700pf left surround right surround 270k 270k 10uf elec 10uf elec 47k 47k 560 560 2700pf 2700pf center lfe agnd agnd agnd agnd left front right front agnd agnd 10uf elec 10uf elec 1000pf agnd 220k 220k agnd 1000pf + + + + + + figure 10. serial data port: six channel circuit cs4202 ds549pp1 43 5.3 serial data formats in order to support a wide variety of serial audio dacs, the cs4202 can transmit serial data in four different formats. the desired format is selected through the sdf[1:0] bits in the serial port control register (index 6ah) . all serial ports use the same serial data format when enabled. in all cases, lr- clk will be synchronous with fs, and sclk will be 64 fs (bit_clk/4). serial data is transitioned by the cs4202 on the falling edge of sclk and latched by the dacs on the next rising edge. serial data is shifted out msb first in all supported formats, but lrclk polarity as well as data justification, align- ment, and resolution vary. table 14 shows the prin- cipal characteristics of each serial format. sdf[1:0] lrclk polarity data justification data alignment (msb vs. lrclk) data resolution timing diagram recommended dac 0 0 negative left justified 1 sclk delayed 20-bit figure 11 cs4334 0 1 positive left justified not delayed 20-bit figure 12 cs4335 1 0 positive right justified not delayed 20-bit figure 13 cs4337 1 1 positive right justified not delayed 16-bit figure 14 cs4338 table 14. serial data formats and compatible dacs for the cs4202 lrck sclk left channel right channel sdata +3 +2 +1 lsb +5 +4 msb-1-2-3-4-5 +3 +2 +1 lsb +5 +4 msb-1-2-3-4 figure 11. serial data format 0 (i 2 s) lrck sclk left channel right channel sdata +3 +2 +1 lsb +5 +4 msb-1-2-3-4-5 +3 +2 +1 lsb +5 +4 msb-1-2-3-4 figure 12. serial data format 1 (left justified) lrck sclk left channel right channel sdata 6543210 987 15 14 13 12 11 10 10 6543210 987 15 14 13 12 11 10 17 16 17 16 19 18 19 18 figure 13. serial data format 2 (right justified, 20-bit data) lrck sclk left channel right channel sdata 6543210 987 15 14 13 12 11 10 6543210 987 15 14 13 12 11 10 figure 14. serial data format 3 (right justified, 16-bit data) cs4202 44 ds549pp1 6. sony/philips digital interface (s/pdif) the s/pdif digital output is used to interface the cs4202 to consumer audio equipment external to the pc. this output provides an interface for stor- ing digital audio data or playing digital audio data to digital speakers. figure 15 illustrates the circuits necessary for implementing the iec-958 optical or consumer interface. for further information on s/pdif operation see application note an22: over- view of digital audio interface data structures [3] . for further information on s/pdif recommended transformers see application note an134: aes and s/pdif recommended transformers [4]. 7. exclusive functions some of the digital pins on the cs4202 have mul- tiplexed functionality. these functions are mutual- ly exclusive and cannot be requested at the same time. the following pairs of functions are mutually exclusive: gpio and serial data port (gpio0 pin is shared with lrclk pin, gpio1 pin is shared with sdout pin, and gpio4 pin is shared with sdo2 pin) eapd and serial data port serial clock (eapd pin is shared with sclk pin) use of the gpio0/lrclk, gpio1/sdout, and gpio4/sdo2 pins for serial data port has priority over their gpio functionality. there is no priority assigned to the other exclusive function. a function currently in use must be disabled or powered down before the corresponding exclusive function can be enabled. the following control bits for these func- tions will behave differently than normal bits: the eapd bit in the powerdown control/status regis- ter (index 26h) , the gc[4,1:0] bits in the gpio pin configuration register (index 4ch) , and the sdo2, and sdsc bits in the serial port control register (index 6ah) . these bits can become read-only bits if they control a feature that is cur- rently unavailable because the corresponding ex- clusive feature is already in use, or the corresponding master control for this feature is not set. 1 2 3 4 5 6 0.1 f r 2 r 1 j1 dgnd dvdd r 1 r 2 spdif_out totx-173 spdif_out +5v_pci dgnd 8.2 k ? dgnd dgnd 3.3v 247.5 ? 107.6 ? 5v 375 ? 93.75 ? t 1 figure 15. s/pdif output cs4202 ds549pp1 45 8. power management 8.1 ac ?97 reset modes the cs4202 supports four reset methods, as de- fined in the ac ?97 specification: cold reset , warm reset, new warm reset, and register reset . a cold reset results in all ac ?97 logic (registers included) initialized to its default state. a warm reset or new warm reset leaves the contents of the ac ?97 register set unaltered. a register reset initializes only the ac ?97 registers to their default states. 8.1.1 cold reset acoldresetisachievedbyassertingreset#for a minimum of 1 s after the power supply rails have stabilized. this is done in accordance with the minimum timing specifications in the ac ?97 seri- al port timing section on page 9. once de-asserted, all of the cs4202 registers will be reset to their de- fault power-on states and the bit_clk and sdata_in signals will be reactivated. 8.1.2 warm reset a warm reset allows the ac-link to be reactivated without losing information in the cs4202 registers. a warm reset is required to resume from a d3 hot state where the ac-link had been halted yet full power had been maintained. a primary codec warm reset is initiated when the sync signal is driven high for at least 1 s and then driven low in the absence of the bit_clk clock signal. the bit_clk clock will not restart until at least 2 nor- mal bit_clk clock periods (162.8 ns) after the sync signal is de-asserted. a warm reset of the secondary codec is recognized when the primary codec on the ac-link resumes bit_clk genera- tion. the cs4202 will wait for bit_clk to be sta- ble to restore sdata_in activity, s/pdif and/or serial data port transmission on the following frame. 8.1.3 new warm reset the new warm reset also allows the ac-link to be reactivated without losing information in the registers. a new warm reset is required to resume from a d3 cold state where ac-link power has been removed. new warm reset is recognized by the low-high transition of reset# after the ac-link has been programmed into pr4 powerdown. the new warm reset functionality can be disabled by setting the crst bit in the misc. crystal control register (index 60h) . 8.1.4 register reset the last reset mode provides a register reset to the cs4202. this is available only when the cs4202 ac-link is active and the codec ready bit is ?set?. the audio (including extended audio) control reg- isters (index 00h - 3ah) and the vendor specific registers (index 5ah - 7ah) are reset to their de- fault states by a write of any value to the reset reg- ister (index 00h). the modem (including gpio) registers (index 3ch - 56h) are reset to their default states by a write of any value to the extended mo- dem id register (index 3ch) . cs4202 46 ds549pp1 8.2 powerdown controls the powerdown control/status register (index 26h) controls the power management func- tions. the pr[6:0] bits in this register control the internal powerdown states of the cs4202. power- down control is available for individual subsections of the cs4202 by asserting any prx bit or any com- bination of prx bits. all powerdown states except pr4 and pr5 can be resumed by clearing the cor- responding prx bit. table 15 shows the mapping of the power control bits to the functions they man- age. when pr0 is ?set?, the l/r adcs and the input mux are shut down and the adc bit in the power- down control/status register (index 26h) is ?cleared? indicating the adcs are no longer in a ready state. the same is true for pr1 and the dacs, pr2 and the analog mixer, pr3 and the voltage reference (vrefout), and pr6 and the head- phone amplifier. when one of these bits is ?cleared?, the corresponding subsystem will begin a power-on process, and the associated status bit will be ?set? when the hardware is ready. in a primary codec the pr4 bit powers down the ac-link, but all other analog and digital sub- systems continue to function. the required resume sequence from a pr4 state is either a warm reset or a new warm reset, depending on whether a d3 hot or d3 cold state has been entered. the pr5 bit disables all internal clocks and powers down the dacs and the adcs, but maintains oper- ation of the bit_clk and the analog mixer. a cold reset is the only way to restore operation to the cs4202 after asserting pr5. to achieve a com- plete digital powerdown, pr4 and pr5 must be as- serted within a single ac output frame. this will also drive bit_clk ?low?. the cs4202 does not automatically mute any input or output when the powerdown bits are ?set?. the software driver controlling the ac ?97 device must manage muting the input and output analog signals before putting the part into any power management state. the definition of each prx bit may affect a single subsection or a combination of subsections within the cs4202. table 16 contains the matrix of subsections affected by the respective prx func- tion. table 17 shows the different operating power consumptions levels for different powerdown func- tions. pr bit function pr0 l/r adcs and input mux powerdown pr1 front dacs powerdown pr2 analog mixer powerdown (vref on) pr3 analog mixer powerdown (vref off) pr4 ac-link powerdown (bit_clk off)* pr5 internal clock disable pr6 headphone out powerdown * applies only to primary codec table 15. powerdown pr bit functions cs4202 ds549pp1 47 pr bit adcs dacs mixer analog reference ac link internal clock off headphone pr0 ? pr1 ? pr2 ??? ? pr3 ??? ? ? pr4 ? pr5 ?? ? pr6 ? table 16. powerdown pr function matrix for the cs4202 power state i dvdd (ma) [dvdd=3.3 v] i dvdd (ma) [dvdd=5 v] i avdd1 (ma) i avdd2 (ma) full power + src ? s 25.2 40.2 31.3 5.1 full power + s/pdif 1 30.0 46.6 31.3 5.1 full power + hp 2 26.4 41.5 32.1 39.5 full power 26.4 41.5 31.3 5.1 adcs off (pr0) 24.0 37.9 23.2 4.9 dacs off (pr1) 24.3 38.4 25.8 5.0 audio off (pr2) 21.9 34.9 3.8 0 a vref off (pr3) 21.9 34.9 1.5 0 a ac-link off (pr4) 21.8 35.3 31.2 5.1 internal clocks off (pr5) 3.8 6.3 19.0 4.6 hp amp off (pr6) 26.3 41.5 29.8 0 a digital off (pr4+pr5) 10 a 21 a 19.0 4.6 alloff(pr3+pr4+pr5) 10a 21a 1.3 0a reset 0.8 1.4 3.6 0 a table 17. power consumption by powerdown mode for the cs4202 1 assuming standard resistive load for transformer coupled coaxial s/pdif output (rload = 292 ohm, dvdd = 3.3 v) (rload = 415 ohm, dvdd = 5 v). general: i dvdd s/pdif =i dvdd + dvdd/rload/2 2 hp_out_l, hp_out_r driving 4 vpp into 32 ohm resistive load. cs4202 48 ds549pp1 9. clocking the cs4202 may be operated as a primary or sec- ondary codec. as a primary codec, the system clock for the ac-link may be generated from an external 24.576 mhz clock source, a 24.576 mhz crystal, or the internal phase locked loop (pll). the pll al- lows the cs4202 to accept external clock frequen- cies other than 24.576 mhz. as a secondary codec, the system clock is derived from bit_clk, which is generated by the primary codec. the cs4202 uses the presence or absence of a valid clock on the xtl_in pin in conjunction with the state of the id[1:0]# pins to determine the clocking configura- tion. see table 18 for all available cs4202 clocking modes. 9.1 pll operation (external clock) the pll mode is activated if a valid clock is present on xtl_in before the rising edge of reset#. once pll mode is entered, the xtl_out pin is redefined as the pll loop filter, as shown in figure 16. the id[1:0]# inputs determine the configuration of the internal divider ratios required to generate the 12.288 mhz bit_clk output; see table 18 on page 49 for additional details. in pll mode, the cs4202 is configured as a primary codec indepen- dent of the state of the id[1:0]# pins. if 24.576 mhz is chosen as the external clock input (id[1:0]# inputs both pulled high or left floating), the pll is disabled and the clock is used directly. the loop filter is not required and xtl_out is left unconnected. for all other clock input choices, the loop filter is required. the id[1:0] bits of the extended audio id register (index 28h) and the extended modem id register (index 3ch) will always report ?00? in pll mode. 9.2 24.576 mhz crystal operation if a valid clock is not present on xtl_in during the rising edge of reset#, the device disables the pll input and latches the state of the id[1:0]# inputs. if the id[1:0]# inputs are both pulled high or left float- ing, the device is configured as a primary codec. an external 24.576 mhz crystal is used as the system clock as shown in figure 17. 9.3 secondary codec operation if a valid clock is not present on xtl_in and either id[1:0]# input is pulled low during the rising edge of reset#, the device is determined to be a secondary codec. the bit_clk pin is configured as an input and the cs4202 is driven from the 12.288 mhz bit_clk of the primary codec. the id[1:0] bits of the extended audio id register (index 28h) and the extended modem id register (index 3ch) will re- port the state of the id[1:0]# inputs. figure 16. pll external loop filter xtl_out xtl_in 2.2 k ? 0.022 uf 220 pf clock source dgnd cs4202 ds549pp1 49 22 pf 22 pf 24.576 mhz dgnd xtl_out xtl_in figure 17. external crystal external clock on xtl_in id1# id0# ac-link timing mode codec id clock source clock rate (mhz) pll active application notes yes 1 1 primary 0 external 24.576 no clock generator driving xtl_in yes 1 0 primary 0 external 14.31818 yes external clock source driving xtl_in loop filter connected to xtl_out yes 0 1 primary 0 external 27.000 yes yes 0 0 primary 0 external 48.000 yes no 1 1 primary 0 xtal 24.576 no crystal connected to xtl_in, xtl_out no 1 0 secondary 1 bit_clk 12.288 no bit_clk from primary codec driving bit_clk on all secondary codecs no 0 1 secondary 2 bit_clk 12.288 no no 0 0 secondary 3 bit_clk 12.288 no table 18. clocking configurations for the cs4202 cs4202 50 ds549pp1 10. analog hardware description the analog input section consists of four stereo line-level inputs (line_l/r, cd_l/c/r, video_l/r, and aux_l/r), two selectable mono microphone inputs (mic1 and mic2), and two mono inputs (pc_beep and phone). the an- alog output section consists of a mono output (mono_out), a stereo headphone output (hp_out_l/r), and a stereo line-level output (line_out_l/r). this section describes the ana- log hardware needed to interface with these pins. the designs presented in this section are compliant with chapter 17 of microsoft?s ? pc 99 system de- sign guide [7] (referred to as pc 99) and chapter 11 of microsoft?s ? pc 2001 system design guide [8] (referred to as pc 2001). for information on emi reduction techniques refer to the application note an165: cs4297a/cs4299 emi reduction techniques [5]. 10.1 analog inputs all analog inputs to the cs4202, including cd_c, should be capacitively coupled to the input pins. unused analog inputs should be tied together and connected through a capacitor to analog ground or tied to the vrefout pin directly. the maximum al- lowed voltage for analog inputs, except the micro- phone input, is 1 v rms . the maximum allowed voltage for the microphone input depends on the selected boost setting. 10.1.1 line inputs figure 18 shows circuitry for a line-level stereo in- put. replicate this circuit for the video and aux in- puts. this design attenuates the input by 6 db, bringing the signal from the pc 99 specified 2v rms , to the cs4202 maximum allowed 1 v rms . 10.1.2 cd input the cd line-level input has an extra pin, cd_c, providing a pseudo-differential input for both cd_l and cd_r. this pin takes the common-mode noise out of the cd inputs when connected to the cd analog source ground. follow- ing the reference design in figure 19 provides extra attenuation of common mode noise coming from the cd-rom drive, thereby producing a higher quality signal. one percent resistors are recom- mended since closely matched resistor values pro- vide better common-mode attenuation of unwanted signals. the circuit shown in figure 19 can be used for a 1 v rms cd input signal. 10.1.3 microphone inputs figure 20 illustrates an input circuit suitable for dy- namic and electret microphones. electret, also known as phantom-powered, microphones use the right channel (ring) of the jack for power. the de- sign also supports the recommended advanced fre- quency response for voice recognition as specified in pc 99 and pc 2001. the microphone input of the cs4202 has an integrated pre-amplifier. using combinations of the 10db bit in the misc. crystal control register (index 60) and the 20db bit in the line_in_r line_in_l 6.8 k ? 1.0 f 1.0 f agnd agnd 6.8 k ? 6.8 k ? 6.8 k ? figure 18. line input (replicate for video and aux) 100 ? cd_l cd_com cd_r 1.0 f cd_l cd_r cd_c 100 ? 1.0 f 100 ? 47 k ? 2.2 f 47 k ? 47 k ? agnd figure 19. differential 1 v rms cd input cs4202 ds549pp1 51 mic volume register (index 0eh) the pre-amplifier gain can be set to 0 db, 10 db, 20 db, or 30 db. 10.1.4 pc beep input the pc_beep input is useful for mixing the output of the ?beeper? (timer chip), provided in most pcs, with the other audio signals. when the cs4202 is held in reset, pc_beep is passed directly to the line output. this allows the system sounds or ?beeps? to be available before the ac ?97 interface has been ac- tivated. figure 21 illustrates a typical input circuit for the pc_beep input. if pc_beep is driven from a cmos gate, the 4.7 k ? resistor should be tied to an- alog ground instead of +5va. although this input is described for a low-quality ?beeper?, it is of the same high-quality as all other analog inputs and may be used for other purposes. 10.1.5 phone input one application of the phone input is to interface to the output of a modem analog front end (afe) de- vice so that modem dialing signals and protocol ne- gotiations may be monitored through the audio system. figure 22 shows a design for a modem con- nection where the output is fed from the cs4202 mono_out pin through a divider. the divider ra- tio shown does not attenuate the signal, providing an output voltage of 1 v rms . if a lower output voltage is desired, the resistors can be replaced with appro- priate values, as long as the total load on the output is kept greater than 10 k ? . the phone input is di- vided by 6 db to accommodate a line-level source of 2v rms . 10.2 analog outputs the analog output section provides a stereo, a head- phone, and a mono output. the mono_out, line_out_l, and line_out_r pins require 680 pf to 1000 pf npo dielectric capacitors be- tween the corresponding pin and analog ground. each analog output is dc-biased up to the vrefout voltage signal reference, nominally 2.4 v. this re- quires the outputs be ac-coupled to external circuit- ry (ac loads must be greater than 10 k ? for the line output or 32 ? for the headphone output). the head- phone coupling capacitors should be 220 f or great- er to minimize low frequency roll-off. 10.2.1 stereo outputs the line_out and hp_out stereo outputs de- pend on the configuration of the hpcfg pin. as shown in figure 23, if the hpcfg pin is left floating, 0.1 f x7r 100 ? 0.1 f x7r mic1/mic2 10 f elec agnd +5va 2.2 k ? 1.5 k ? agnd agnd + figure 20. microphone input 4.7 k ? pc_beep +5va (low noise) or agnd if cmos source pc-beep-bus 47 k ? 2.7 nf x7r 0.1 f x7r agnd figure 21. pc_beep input phone mono_out phone mono_out 6.8 k ? 1.0 f 0 ? 6.8 k ? 1.0 f 47 k ? agnd agnd 1000 pf figure 22. modem connection cs4202 52 ds549pp1 the part behaves as specified in ac ?97. as shown in figure 24, if the hpcfg pin is grounded, the part be- haves as if hp_out was the only output. in this case, line_out will be muted, the master volume register (index 02h) will control hp_out and pc_beep will be routed to hp_out during re- set. 10.2.2 mono output the mono output, mono_out, can be either a sum of the left and right output channels, attenuated by 6 db to prevent clipping at full scale, or the selected mic signal. the mono out channel can drive the pc internal mono speaker using an appropriate buffer circuit. 10.3 miscellaneous analog signals the aflt1 and aflt2 pins must have a 1000 pf npo capacitor to analog ground. these capacitors provide a single-pole low-pass filter at the inputs to the adcs. this makes low-pass filters at each analog input pin unnecessary. the refflt pin must have a short, wide trace to a 2.2 fanda0.1 f capacitor connected to analog ground (see figure 26 in section 11, grounding and layout , for an example). the 2.2 f capacitor must not be replaced by any other value (it may be re- placed with two 1 f capacitors in parallel) and must be ceramic with low leakage current. electrolytic ca- pacitors should not be used. no other connection should be made, as any coupling onto this pin will degrade the analog performance of the cs4202. likewise, digital signals should be kept away from refflt for similar reasons. 10.4 power supplies the power supplies providing analog power should be as clean as possible to minimize coupling into the analog section which could degrade analog perfor- mance. the +5 v analog supply should be generated from a voltage regulator (7805 type) connected to a +12 v supply. this helps isolate the analog circuitry from noise typically found on +5 v digital supplies. a typical voltage regulator circuit for analog power using an mc78m05cdt is shown in figure 25. one analog power pin, avdd2, supplies power to the headphone amplifier on the cs4202. the other ana- log power pin, avdd1, supplies power to the rest of the cs4202 analog circuitry. the digital power pins, dvdd1 and dvdd2, should be connected to the same hp_out_r hp_out_c hp_out_l 220 f elec 220 f elec 1 f elec 10 k ? 10 k ? agnd agnd line_out_r line_out_l 10 f elec 10 f elec 220 k ? 220 k ? agnd agnd headphone jack line out jack hpcfg 1000 pf 1000 pf agnd + + + + + figure 23. line out and headphone out setup hp_out_r hp_out_c hp_out_l 220 f elec 220 f elec 1 f elec 10 k ? 10 k ? agnd agnd line_out_r line_out_l line out/ headphone jack hpcfg agnd + + + figure 24. line out/headphone out setup cs4202 ds549pp1 53 digital supply as the controller?s ac-link interface. since the digital interface on the cs4202 may oper- ate at either +3.3 v or +5 v, proper connection of these pins will depend on the digital power supply of the controller. 10.5 reference design see section 14 for a cs4202 reference design. 3 2 1 agnd gnd in out mc78m05cdt +12vd 10 f elec + 0.1 f y5v 10 f elec + 0.1 f y5v dgnd +5va figure 25. +5v analog voltage regulator cs4202 54 ds549pp1 11. grounding and layout figure 26 on page 55 shows the conceptual layout for the cs4202 in xtal or osc clocking modes. the decoupling capacitors should be located phys- ically as close to the pins as possible. also, note the connection of the refflt decoupling capacitors to the ground return trace connected directly to the ground return pin, avss1. it is strongly recommended that separate analog and digital ground planes be used. separate ground planes keep digital noise and return currents from modulating the cs4202 ground potential and de- grading performance. the digital ground pins should be connected to the digital ground plane and kept separate from the analog ground connections of the cs4202 and any other external analog cir- cuitry. all analog components and traces should be located over the analog ground plane and all digital components and traces should be located over the digital ground plane. the common connection point between the two ground planes (required to maintain a common ground voltage potential) should be located under the cs4202. the ac-link digital interface connec- tion traces should be routed such that the digital ground plane lies underneath these signals (on the internal ground layer). this applies along the entire length of these traces from the ac ?97 controller to the cs4202. refer to the application note an18: layout and design rules for data converters and other mixed signal devices [2] for more information on layout and design rules. cs4202 ds549pp1 55 analog ground pin 1 0.1 f 1000 pf npo 2.2 f 0.1 f y5 v 0.1 f y5 v y5v 0.1 f y5v avdd2 av aflt2 refflt avss1 avdd1 aflt1 via to +5vd or +3.3vd via to +5vd or +3.3vd via to digital ground dvss2 dvss1 dvdd1 dvdd2 via to analog ground via to analog ground viato+5va vrefout tovia via to +5v a ss2 digital ground figure 26. conceptual layout for the cs4202 when in xtal or osc clocking modes cs4202 56 ds549pp1 12. pin descriptions cs4202 48-pin package layout 36 35 34 33 32 31 30 29 28 27 26 25 13 14 15 16 17 18 19 20 21 22 23 24 1 2 3 4 5 6 7 8 9 10 11 12 48 47 46 45 44 43 42 41 40 39 38 37 line_in_r line_in_l mic2 mic1 cd_r cd_c cd_l video_r video_l aux_r aux_l phone mono_out avdd2 hp_out_l hp_out_c hp_out_r avss2 gpio0/lrclk gpio1/sdout id0# id1# eapd/sclk spdif_out dvdd1 xtl_in xtl_out dvss1 sdata_out bit_clk dvss2 sdata_in dvdd2 sync reset# pc_beep line_out_r line_out_l gpio4/sdo2 gpio3 gpio2 hpcfg aflt2 aflt1 vrefout refflt avss1 avdd1 figure 27. pin locations for the cs4202 cs4202 ds549pp1 57 audio i/o pins pc_beep - analog mono source, input, pin 12 the pc_beep input is int ended to allow the pc system post (power on self-test) tones to pass through to the audio subsystem. the pc_beep input has two connections: the first connection is to the analog output mixer, the second connection is directly to the line_out stereo outputs (if hpcfg is floating) or through the headphone amplifier to the hp_out pins (if hpcfg is tied low). while the reset# pin is actively being asserted to the cs4202, the pc_beep bypass path to the line_out or hp_out outputs is enabled. while the cs4202 is in normal operation mode with r eset# de-asserted, pc_beep is a monophonic source to the analog output mixer. the maximum allowable input is 1 v rms (sinusoidal). this input is internally biased at the vrefout voltage reference and requires ac-coupling to external circuitry. if this input is not used, it should be connected to the vrefout pin or ac-coupled to analog ground. phone - analog mono source, input, pin 13 this analog input is a monophonic source to the output mixer. it is intended to be used as a modem subsystem input to the audio subsystem. the maximum allowable input is 1 v rms (sinusoidal). this input is internally biased at the vrefout voltage reference and requires ac-coupling to external circuitry. if this input is not used, it should be connected to the vrefout pin or ac-coupled to analog ground. mic1-analogmonosource,input,pin21 this analog input is a monophonic source to the analog output mixer. it is intended to be used as a desktop microphone connection to the audio subsystem. the cs4202 internal mixer's microphone input is mux selectable with either mic1 or mic2 as the input.the maximum allowable input is 1 v rms (sinusoidal). this input is internally biased at the vrefout voltage reference and requires ac-coupling to external circuitry. if this input is not used, it should be connected to the vrefout pin or ac-coupled to analog ground. mic2-analogmonosource,input,pin22 this analog input is a monophonic source to the analog output mixer. it is intended to be used as an alternate microphone connection to the audio subsystem. the cs4202 internal mixer's microphone input is mux selectable with either mic1 or mic2 as the input. the maximum allowable input is 1 v rms (sinusoidal). this input is internally biased at the vrefout voltage reference and requires ac-coupling to external circuitry. if this input is not used, it should be connected to the vrefout pin or ac-coupled to analog ground. line_in_l, line_in_r - analog line source, inputs, pins 23 and 24 these inputs form a stereo input pair to the cs4202. the maximum allowable input is 1 v rms (sinusoidal). these inputs are internally biased at the vrefout voltage reference and require ac-coupling to external circuitry. if these inputs are not used, they should both be connected to the vrefout pin or ac-coupled to analog ground. cd_l, cd_r - analog cd source, inputs, pins 18 and 20 these inputs form a stereo input pair to the cs4202. it is intended to be used for the red book cd audio connection to the audio subsystem. the maximum allowable input is 1 v rms (sinusoidal). these inputs are internally biased at the vrefout voltage reference and require ac-coupling to external circuitry. if these inputs are not used, they should both be connected to the vrefout pin or ac-coupled to analog ground. cd_c - analog cd common source, input, pin 19 this analog input is used to remove common mode noise from red book cd audio signals. the impedance on the input signal path should be one half the impedance on the cd_l and cd_r input paths. this pin requires ac-coupling to external circuitry. if this input is not used, it should be connected to the vrefout pin or ac-coupled to analog ground. cs4202 58 ds549pp1 video_l, video_r - analog video audio source, inputs, pins 16 and 17 these inputs form a stereo input pair to the cs4202. it is intended to be used for the audio signal output of a video device. the maximum allowable input is 1 v rms (sinusoidal). these inputs are internally biased at the vrefout voltage reference and require ac-coupling to external circuitry. if these inputs are not used, they should both be connected to the vrefout pin or ac-coupled to analog ground. aux_l, aux_r - analog auxiliary source, inputs, pins 14 and 15 these inputs form a stereo input pair to the cs4202. the maximum allowable input is 1 v rms (sinusoidal). these inputs are internally biased at the vrefout voltage reference and require ac-coupling to external circuitry. if these inputs are not used, they should both be connected to the vrefout pin or ac-coupled to analog ground. line_out_l, line_out_r - analog line-level, outputs, pins 35 and 36 these signals are analog outputs from the stereo output mixer. the full-scale output voltage for each output is nominally 1 v rms (sinusoidal). these outputs are internally biased at the vrefout voltage reference and require either ac-coupling to external circuitry or dc-coupling to a buffer op-amp biased at the vrefout voltage. these pins need a 680-1000 pf npo capacitor attached to analog ground. hp_out_l, hp_out_r - analog headphone, outputs, pins 39 and 41 these signals are analog outputs from the stereo output mixer. the full-scale output voltage for each output is nominally 4 v pp . these outputs are internally biased at the vrefout voltage reference and require ac-coupling to external circuitry. the hp_out pins can directly drive resistive loads as low as 32 ? (such as standard consumer headphones). capacitive loading must not exceed 200 pf per pin. the outputs are short circuit protected for infinite duration. hp_out_c - analog headphone output common source, input, pin 40 this analog input is used to remove common mode noise from the headphone outputs. this is achieved by biasing the headphone amplifier with the common mode noise on the headphone amplifier ground plane. this pin should be ac-coupled through a 1 f electrolytic capacitor to analog ground (avss2) near the headphone jack. mono_out - analog mono line-level, output, pin 37 this signal is an analog output from the stereo-to-mono mixer. the full-scale output voltage for this output is nominally 1 v rms (sinusoidal). this output is internally biased at the vrefout voltage reference and requires either ac-coupling to external circuitry or dc-coupling to a buffer op-amp biased at the vrefout voltage. this pin needs a 680-1000 pf npo capacitor attached to analog ground. analog reference, filter, and configuration pins refflt - internal reference voltage, input, pin 27 this signal is the voltage reference used internal to the cs4202. a 0.1 f and a 2.2 fceramic capacitor with short, wide traces must be connected to this pin. no other connections should be made to this pin. do not use an electrolytic 2.2 f capacitor, use a type z5u or y5v ceramic capacitor. vrefout - voltage reference, output, pin 28 all analog inputs and outputs are centered around vrefout, nominally 2.4 volts. this pin may be used to bias external amplifiers. it can also drive up to 5 ma of dc which can be used for microphone bias. cs4202 ds549pp1 59 aflt1 - left adc channel antialiasing filter, input, pin 29 this pin needs a 1000 pf npo capacitor connected to analog ground. aflt2 - right adc channel antialiasing filter, input, pin 30 this pin needs a 1000 pf npo capacitor connected to analog ground. hpcfg - headphone configuration, input, pin 31 this pin is the configuration control for the signal routing to the headphone amplifier. if this pin is left floating, the line_out and hp_out pins function as defined in the ac ? 97 specification. if the hpcfg pin is grounded, the hp_out pins behave as a buffered line output. in addition, the line_out pins are muted, the control register for the headphone output will be the master output volume register (index 02h) , and pc_beep is routed to the hp_out pins during reset. the hpcfg pin is internally pulled up to the analog supply voltage. ac-link pins reset# - ac ?97 chip reset, input, pin 11 this active low signal is the asynchronous cold reset input to the cs4202. the cs4202 must be reset before it can enter normal operating mode. sync - ac-link serial port sync pulse, input, pin 10 sync is the serial port timing signal for the ac-link. its period is the reciprocal of the maximum sample rate, 48 khz. the signal is generated by the controller and is synchronous to bit_clk. sync is an asynchronous input when the cs4202 is configured as a primary codec and is in a pr4 powerdown state. a series terminating resistor of 47 ? should be connected on this signal close to the controller. bit_clk - ac-link serial port master clock, input/output, pin 6 this input/output signal controls the master clock timing for the ac-link. in primary mode, this signal is a 12.288 mhz output clock derived from either a 24.576 mhz crystal or from the internal pll based on the xtl_in input clock. when the cs4202 is in secondary mode, this signal is an input which controls the ac-link serial interface and generates all internal clocking including the ac-link serial interface timing and the analog sampling clocks. a series terminating resistor of 47 ? should be connected on this signal close to the cs4202 in primary mode or close to the bit_clk source in secondary mode. sdata_out - ac-link serial data input stream to ac ?97, input, pin 5 this input signal receives the control information and digital audio output streams. the data is clocked into the cs4202 on the falling edge of bit_clk. a series terminating resistor of 47 ? should be connected on this signal close to the controller. sdata_in - ac-link serial data output stream from ac ?97, output, pin 8 this output signal transmits the status information and digital audio input streams from the adcs. the data is clocked out of the cs4202 on the rising edge of bit_clk. a series terminating resistor of 47 ? should be connected on this signal close to the cs4202. cs4202 60 ds549pp1 clock and configuration pins xtl_in - crystal input / clock input, pin 2 this pin requires either a 24.576 mhz crystal, with the other pin attached to xtl_out, or an external cmos clock. xtl_in must have a crystal or clock source attached for proper operation except when operating in secondary codec mode. the crystal frequency must be 24.576 mhz and designed for fundamental mode, parallel resonance operation. if an external cmos clock is used to drive this pin, it must run at one of these acceptable frequencies: 14.31818, 24.576, 27, or 48 mhz. when configured as a secondary codec, all timing is derived from the bit_clk input signal and this pin should be left floating. see section 9, clocking , for additional details. xtl_out - crystal output / pll loop filter, pin 3 this pin is used for a crystal placed between this pin and xlt_in. if an external 24.576 mhz clock is used on xtl_in, this pin must be left floating with no traces or components connected to it. if one of the other acceptable clocks is used on xtl_in, this pin must be connected to a loop filter circuit. see section 9, clocking , for additional details. id1#, id0# - codec id, inputs, pins 45 and 46 these pins select the codec id for the cs4202, as well as determine the rate of the incoming clock in pll mode. they are only sampled after the rising edge of r eset#. these pins are internally pulled up to the digital supply voltage and should be left floating for logic ? 0 ? or tied to digital ground for logic ? 1 ? . misc. digital interface pins spdif_out - sony/philips digital interface, output, pin 48 this pin generates the s/pdif digital output from the cs4202 when the spdif bit in the extended audio status/control register (index 2ah) is ? set ? . this output may be used to directly drive a resistive divider and coupling transformer to an rca-type connector for use with consumer audio equipment. when this function is not being used this output is driven to a logic ? 0 ? . eapd/sclk - external amplifier powerdown / serial clock, output, pin 47 this pin is used to control the powerdown state of an audio amplifier external to the cs4202. the output is controlled by the eapd bit in the powerdown ctrl/stat register (index 26h). it is driven as a normal cmos output and defaults low ( ? 0 ? ) upon power-up. this pin also provides the serial clock for both serial data ports when the sdsc bit in the serial port control register (index 6ah) is ? set ? . gpio0/lrclk - general purpose i/o / left-right clock, input/output, pin 43 this pin is a general purpose i/o pin that can be used to interface with various external circuitry. when configured as an input, it functions as a schmitt triggered input with 350 mv hysteresis at 5 v and 220 mv hysteresis at 3.3 v. when configured as an output, it can function as a normal cmos output (4 ma drive) or as an open drain output. this pin also provides the l/r clock for both serial data ports when the sden bit in the serial port control register (index 6ah) is ? set ? . this pin powers up in the high impedance state for backward compatibility. gpio1/sdout - general purpose i/o / serial data output, input/output, pin 44 this pin is a general purpose i/o pin that can be used to interface with various external circuitry. when configured as an input, it functions as a schmitt triggered input with 350 mv hysteresis at 5 v and 220 mv hysteresis at 3.3 v. when configured as an output, it can function as a normal cmos output (4 ma drive) or as an open drain output. this pin also provides the serial data for the first serial data port when the sden bit in the serial port control register (index 6ah) is ? set ? . this pin powers up in the high impedance state for backward compatibility. cs4202 ds549pp1 61 gpio2 - general purpose i/o, input/output, pin 32 this pin is a general purpose i/o pin that can be used to interface with various external circuitry. when configured as an input, it functions as a schmitt triggered input with 350 mv hysteresis at 5 v and 220 mv hysteresis at 3.3 v. when configured as an output, it can function as a normal cmos output (4 ma drive) or as an open drain output. this pin powers up in the high impedance state for backward compatibility. gpio3 - general purpose i/o, input/output, pin 33 this pin is a general purpose i/o pin that can be used to interface with various external circuitry. when configured as an input, it functions as a schmitt triggered input with 350 mv hysteresis at 5 v and 220 mv hysteresis at 3.3 v. when configured as an output, it can function as a normal cmos output (4 ma drive) or as an open drain output. this pin powers up in the high impedance state for backward compatibility. gpio4/sdo2 - general purpose i/o / serial data output 2, input/output, pin 34 this pin is a general purpose i/o pin that can be used to interface with various external circuitry. when configured as an input, it functions as a schmitt triggered input with 350 mv hysteresis at 5 v and 220 mv hysteresis at 3.3 v. when configured as an output, it can function as a normal cmos output (4 ma drive) or as an open drain output. this pin also provides the serial data for the second serial data port when the sdo2 bit in the serial port control register (index 6ah) is ? set ? . this pin powers up in the high impedance state for backward compatibility. power supply pins dvdd1, dvdd2 - digital supply voltage, pins 1 and 9 digital supply voltage for the ac-link section of the cs4202. these pins can be tied to +5 v digital or to +3.3 v digital. the cs4202 and controller ? s ac-link should share a common digital supply. dvss1, dvss2 - digital ground, pins 4 and 7 digital ground connection for the ac-link section of the cs4202. these pins should be isolated from analog ground currents. avdd1, avdd2 - analog supply voltage, pins 25 and 38 analog supply voltage for the analog and mixed signal section of the cs4202 (avdd1) as well as the headphone amplifier (avdd2). these pins must be tied to the analog +5 v power supply. it is strongly recommended that +5 v be generated from a voltage regulator to ensure proper supply currents and noise immunity from the rest of the system. avss1, avss2 - analog ground, pins 26 and 42 ground connection for the analog, mixed signal, and substrate sections of the cs4202 (avss1) as well as the headphone amplifier (avss2). these pins should be isolated from digital ground currents. cs4202 62 ds549pp1 13. parameter and term definitions ac ?97 specification refers to the audio codec ?97 component specification ver 2.2 published by the intel ? corporation [6]. ac ?97 controller or controller refers to the control chip which interfaces to the audio codec ac-link. this has been also called dc ?97 for digital controller ? 97 [6]. ac ?97 registers or codec registers refers to the 64-field register map defined in the ac ? 97 specification. adc refers to a single analog-to-digital converter in the cs4202. ? adcs ? refers to the stereo pair of analog-to-digital converters. the cs4202 adcs have 18-bit resolution. codec refers to the chip containing the adcs, dacs, and analog mixer. in this data sheet, the codec is the cs4202. dac refers to a single digital-to-analog converter in the cs4202. ? dacs ? refers to the stereo pair of digital-to-analog converters. the cs4202 dacs have 20-bit resolution. db fs a db fs is defined as db relative to full-scale. the ? a ? indicates an a weighting filter was used. differential nonlinearity the worst case deviation from the ideal code width. units in lsb. dynamic range (dr) dr is the ratio of the rms full-scale signal level divided by the rms sum of the noise floor, in the presence of a signal, available at any instant in time (no change in gain settings between measurements). measured over a 20 hz to 20 khz bandwidth with units in db fs a. fft fast fourier transform. frequency response (fr) fr is the deviation in signal level verses frequency. the 0 db reference point is 1 khz. the amplitude corner, ac, lists the maximum deviation in amplitude above and below the 1 khz reference point. the listed minimum and maximum frequencies are guaranteed to be within the ac from minimum frequency to maximum frequency inclusive. fs sampling frequency. interchannel gain mismatch for the adcs, the difference in input voltage to get an equal code on both channels. for the dacs, the difference in output voltages for each channel when both channels are fed the same code. units are in db. cs4202 ds549pp1 63 interchannel isolation the amount of 1 khz signal present on the output of the grounded ac-coupled line input channel with 1 khz, 0 db, signal present on the other line input channel. units are in db. line-level refers to a consumer equipment compatible, voltage driven interface. the term implies a low driver impedance and a minimum 10 k ? load impedance. paths a-d: analog in, through the adcs, onto the serial link. d-a: serial interface inputs through the dacs to the analog output. a-a: analog in to analog out (analog mixer). pc 99 refers to the pc 99 system design guide published by the microsoft ? corporation [7]. pc 2001 refers to the pc 2001 system design guide published by the microsoft ? corporation [8]. pll phase lock loop. circuitry for generating a desired clock from an external clock source. resolution the number of bits in the output words to the dacs, and in the input words to the adcs. signal to noise ratio (snr) snr, similar to dr, is the ratio of an arbitrary sinusoidal input signal to the rms sum of the noise floor, in the presence of a signal. it is measured over a 20 hz to 20 khz bandwidth with units in db. s/pdif sony/phillips digital interface. this interface was established as a means of digitally interconnecting consumer audio equipment. the documentation for s/pdif has been superseded by the iec-958 consumer digital interface document. src sample rate converter. converts data derived at one sample rate to a differing sample rate. the cs4202 operates at a fixed sample frequency of 48 khz. the internal sample rate converters are used to convert digital audio streams playing back at other frequencies to 48 khz. total harmonic distortion plus noise (thd+n) thd+n is the ratio of the rms sum of all non-fundamental frequency components, divided by the rms full-scale signal level. it is tested using a -3 db fs input signal and is measured over a 20 hz to 20 khz bandwidth with units in db fs. cs4202 64 ds549pp1 14. reference design r18 6.8k c23 1uf y5v r14 6.8k c31 22pf npo c22 1uf y5v c32 22pf npo j1 1 2 r11 6.8k r4 220k j4 4 3 5 2 1 c25 2.2uf y5v c3 10uf elec + r9 47 y1 24.576 mhz r5 100k j2 1 2 3 4 c10 0.1uf x7r c6 10uf elec + c30 1uf y5v gnd_tie 0.050 inch r3 100k c29 0.1uf x7r j7 1 2 r20 1.5k j6 1 2 3 4 5 6 r10 10k r12 6.8k j3 4 3 5 2 1 r8 47 r17 6.8k c2 2700pf x7r c9 1uf y5v c19 220uf elec + u2 cs4202 line_out_r 36 mono_out 37 avdd2 38 hp_out_l 39 gpio1/sdout 44 hp_out_r 41 avss2 42 gpio0/lrclk 43 hp_out_c 40 gpio4/sdo2 34 gpio3 33 gpio2 32 hpcfg 31 dvdd1 1 xtl_in 2 xtl_out 3 dvss1 4 sdata_out 5 bit_clk 6 dvss2 7 sdata_in 8 sync 10 dvdd2 9 reset# 11 pc_beep 12 phone 13 aux_l 14 aux_r 15 video_l 16 video_r 17 cd_l 18 cd_c 19 cd_r 20 mic1 21 mic2 22 line_in_l 23 line_in_r 24 avdd1 25 avss1 26 refflt 27 vrefout 28 aflt1 29 aflt2 30 spdif_out 48 eapd/sclk 47 id1# 46 id0# 45 line_out_l 35 c8 1uf y5v r2 4.7k r1 47k c14 1uf y5v r7 100k c11 0.1uf x7r c26 0.1uf x7r c20 220uf elec + c15 1uf y5v u1 mc78m05acdt out 3 gnd 2 in 1 j8 4 3 5 2 1 c28 1000pf npo c5 0.1uf x7r r16 6.8k c27 1000pf npo j5 6 2 3 1 7 c16 1000pf npo r13 10k r15 10k c18 1uf y5v r21 2.2k c17 1000pf npo c13 0.1uf x7r c21 1uf y5v c33 10uf elec + r6 220k c4 0.1uf x7r c24 no pop r19 6.8k c12 0.1uf x7r c7 1uf y5v c1 0.1uf x7r reset# sdataout sdatain0 bitclk sync hp sense agnd agnd agnd dgnd agnd agnd dgnd dgnd agnd +3.3vd dgnd dgnd +5vd agnd agnd dgnd agnd agnd +5va dgnd agnd agnd dgnd agnd agnd +5va +12v dgnd +3.3vd dgnd agnd beep in cd in mic in line in headphone jack s/pdif out tie at one point only under the codec (50 ppm) phone in line out jack pci audio controller or ich controller ac link for 2 channel configuration gpio3 (pin 33) is tied to 3.3v. 2.2uf capacitor can be replaced by two 1uf capacitors. figure 28. cs4202 reference design cs4202 ds549pp1 65 15. references 1) cirrus logic, audio quality measurement specification , version 1.0, 1997 http://www.cirrus.com/products/papers/meas/meas.html 2) cirrus logic, an18: layout and design rules for data converters and other mixed signal devices , version 6.0, february 1998 3) cirrus logic, an22: overview of digital audio interface data structures , version 2.0, february 1998 4) cirrus logic, an134: aes and s/pdif recommended transformers , version 2, april 1999 5) cirrus logic, an165: cs4297a/cs4299 emi reduction techniques , version 1.0, september 1999 6) intel ? , audio codec ?97 component specification , revision 2.2, september 2000 http://developer.intel.com/ial/scalableplatforms/audio/index.htm 7) microsoft ? , pc 99 system design guide , version 1.0, july 1999 http://www.microsoft.com/hwdev/desguid/ 8) microsoft ? , pc 2001 system design guide , version 1.0, november 2000 http://www.pcdesguide.org/pc2001/default.htm 9) intel ? 82801aa (ich) and 82801ab (ich0) i/o controller hub , june 1999 http://developer.intel.com/design/chipsets/datashts/290655.htm 10) intel ? 82801ba (ich2) i/o controller hub , october 2000 http://developer.intel.com/design/chipsets/datashts/290687.htm 11) intel ? 82801cam (ich3-m) i/o controller hub , july 2001 http://developer.intel.com/design/chipsets/datashts/290716.htm cs4202 66 ds549pp1 16. package dimensions inches millimeters dim min nom max min nom max a --- 0.055 0.063 --- 1.40 1.60 a1 0.002 0.004 0.006 0.05 0.10 0.15 b 0.007 0.009 0.011 0.17 0.22 0.27 d 0.343 0.354 0.366 8.70 9.0 bsc 9.30 d1 0.272 0.28 0.280 6.90 7.0 bsc 7.10 e 0.343 0.354 0.366 8.70 9.0 bsc 9.30 e1 0.272 0.28 0.280 6.90 7.0 bsc 7.10 e* 0.016 0.020 0.024 0.40 0.50 bsc 0.60 l 0.018 0.24 0.030 0.45 0.60 0.75 0.000 4 7.000 0.00 4 7.00 * nominal pin pitch is 0.50 mm controlling dimension is mm. jedec designation: ms022 48l lqfp package drawing e1 e d1 d 1 e l b a1 a ? notes |
Price & Availability of CS4202-JQ
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |